Home
last modified time | relevance | path

Searched refs:GTZC_CFGR1_LPUART1_Pos (Results 1 – 16 of 16) sorted by relevance

/hal_stm32-latest/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_hal_gtzc.h191 #define GTZC_PERIPH_LPUART1 (GTZC_PERIPH_REG1 | GTZC_CFGR1_LPUART1_Pos)
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_gtzc.h341 #define GTZC_PERIPH_LPUART1 (GTZC2_PERIPH_REG1 | GTZC_CFGR1_LPUART1_Pos)
/hal_stm32-latest/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h16373 #define GTZC_CFGR1_LPUART1_Pos (21U) macro
16374 #define GTZC_CFGR1_LPUART1_Msk ( 0x01UL << GTZC_CFGR1_LPUART1_Pos )
16513 #define GTZC_TZSC_SECCFGR1_LPUART1SEC_Pos GTZC_CFGR1_LPUART1_Pos
16615 #define GTZC_TZSC_PRIVCFGR1_LPUART1PRIV_Pos GTZC_CFGR1_LPUART1_Pos
16717 #define GTZC_TZIC_IER1_LPUART1IE_Pos GTZC_CFGR1_LPUART1_Pos
16857 #define GTZC_TZIC_SR1_LPUART1F_Pos GTZC_CFGR1_LPUART1_Pos
16997 #define GTZC_TZIC_FCR1_LPUART1FC_Pos GTZC_CFGR1_LPUART1_Pos
Dstm32l562xx.h17112 #define GTZC_CFGR1_LPUART1_Pos (21U) macro
17113 #define GTZC_CFGR1_LPUART1_Msk ( 0x01UL << GTZC_CFGR1_LPUART1_Pos )
17258 #define GTZC_TZSC_SECCFGR1_LPUART1SEC_Pos GTZC_CFGR1_LPUART1_Pos
17364 #define GTZC_TZSC_PRIVCFGR1_LPUART1PRIV_Pos GTZC_CFGR1_LPUART1_Pos
17470 #define GTZC_TZIC_IER1_LPUART1IE_Pos GTZC_CFGR1_LPUART1_Pos
17616 #define GTZC_TZIC_SR1_LPUART1F_Pos GTZC_CFGR1_LPUART1_Pos
17762 #define GTZC_TZIC_FCR1_LPUART1FC_Pos GTZC_CFGR1_LPUART1_Pos
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h18501 #define GTZC_CFGR1_LPUART1_Pos (1U) macro
18502 #define GTZC_CFGR1_LPUART1_Msk (0x01UL << GTZC_CFGR1_LPUART1_Pos)
18645 #define GTZC_TZSC2_SECCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
18765 #define GTZC_TZSC2_PRIVCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
18911 #define GTZC_TZIC2_IER1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
19081 #define GTZC_TZIC2_SR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
19249 #define GTZC_TZIC2_FCR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
Dstm32u535xx.h17941 #define GTZC_CFGR1_LPUART1_Pos (1U) macro
17942 #define GTZC_CFGR1_LPUART1_Msk (0x01UL << GTZC_CFGR1_LPUART1_Pos)
18079 #define GTZC_TZSC2_SECCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
18193 #define GTZC_TZSC2_PRIVCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
18331 #define GTZC_TZIC2_IER1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
18493 #define GTZC_TZIC2_SR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
18653 #define GTZC_TZIC2_FCR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
Dstm32u575xx.h19556 #define GTZC_CFGR1_LPUART1_Pos (1U) macro
19557 #define GTZC_CFGR1_LPUART1_Msk (0x01UL << GTZC_CFGR1_LPUART1_Pos)
19710 #define GTZC_TZSC2_SECCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
19840 #define GTZC_TZSC2_PRIVCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
20002 #define GTZC_TZIC2_IER1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
20188 #define GTZC_TZIC2_SR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
20374 #define GTZC_TZIC2_FCR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
Dstm32u585xx.h20176 #define GTZC_CFGR1_LPUART1_Pos (1U) macro
20177 #define GTZC_CFGR1_LPUART1_Msk (0x01UL << GTZC_CFGR1_LPUART1_Pos)
20336 #define GTZC_TZSC2_SECCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
20472 #define GTZC_TZSC2_PRIVCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
20644 #define GTZC_TZIC2_IER1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
20840 #define GTZC_TZIC2_SR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
21036 #define GTZC_TZIC2_FCR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
Dstm32u595xx.h20745 #define GTZC_CFGR1_LPUART1_Pos (1U) macro
20746 #define GTZC_CFGR1_LPUART1_Msk (0x01UL << GTZC_CFGR1_LPUART1_Pos)
20909 #define GTZC_TZSC2_SECCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
21049 #define GTZC_TZSC2_PRIVCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
21227 #define GTZC_TZIC2_IER1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
21429 #define GTZC_TZIC2_SR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
21631 #define GTZC_TZIC2_FCR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
Dstm32u5a5xx.h21365 #define GTZC_CFGR1_LPUART1_Pos (1U) macro
21366 #define GTZC_CFGR1_LPUART1_Msk (0x01UL << GTZC_CFGR1_LPUART1_Pos)
21535 #define GTZC_TZSC2_SECCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
21681 #define GTZC_TZSC2_PRIVCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
21869 #define GTZC_TZIC2_IER1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
22081 #define GTZC_TZIC2_SR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
22293 #define GTZC_TZIC2_FCR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
Dstm32u5f7xx.h22354 #define GTZC_CFGR1_LPUART1_Pos (1U) macro
22355 #define GTZC_CFGR1_LPUART1_Msk (0x01UL << GTZC_CFGR1_LPUART1_Pos)
22530 #define GTZC_TZSC2_SECCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
22682 #define GTZC_TZSC2_PRIVCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
22876 #define GTZC_TZIC2_IER1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
23094 #define GTZC_TZIC2_SR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
23312 #define GTZC_TZIC2_FCR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
Dstm32u599xx.h24529 #define GTZC_CFGR1_LPUART1_Pos (1U) macro
24530 #define GTZC_CFGR1_LPUART1_Msk (0x01UL << GTZC_CFGR1_LPUART1_Pos)
24703 #define GTZC_TZSC2_SECCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
24853 #define GTZC_TZSC2_PRIVCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
25041 #define GTZC_TZIC2_IER1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
25253 #define GTZC_TZIC2_SR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
25465 #define GTZC_TZIC2_FCR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
Dstm32u5g7xx.h22974 #define GTZC_CFGR1_LPUART1_Pos (1U) macro
22975 #define GTZC_CFGR1_LPUART1_Msk (0x01UL << GTZC_CFGR1_LPUART1_Pos)
23156 #define GTZC_TZSC2_SECCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
23314 #define GTZC_TZSC2_PRIVCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
23518 #define GTZC_TZIC2_IER1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
23746 #define GTZC_TZIC2_SR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
23974 #define GTZC_TZIC2_FCR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
Dstm32u5f9xx.h25497 #define GTZC_CFGR1_LPUART1_Pos (1U) macro
25498 #define GTZC_CFGR1_LPUART1_Msk (0x01UL << GTZC_CFGR1_LPUART1_Pos)
25675 #define GTZC_TZSC2_SECCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
25829 #define GTZC_TZSC2_PRIVCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
26025 #define GTZC_TZIC2_IER1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
26245 #define GTZC_TZIC2_SR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
26465 #define GTZC_TZIC2_FCR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
Dstm32u5a9xx.h25149 #define GTZC_CFGR1_LPUART1_Pos (1U) macro
25150 #define GTZC_CFGR1_LPUART1_Msk (0x01UL << GTZC_CFGR1_LPUART1_Pos)
25329 #define GTZC_TZSC2_SECCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
25485 #define GTZC_TZSC2_PRIVCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
25683 #define GTZC_TZIC2_IER1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
25905 #define GTZC_TZIC2_SR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
26127 #define GTZC_TZIC2_FCR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
Dstm32u5g9xx.h26117 #define GTZC_CFGR1_LPUART1_Pos (1U) macro
26118 #define GTZC_CFGR1_LPUART1_Msk (0x01UL << GTZC_CFGR1_LPUART1_Pos)
26301 #define GTZC_TZSC2_SECCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
26461 #define GTZC_TZSC2_PRIVCFGR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
26667 #define GTZC_TZIC2_IER1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
26897 #define GTZC_TZIC2_SR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos
27127 #define GTZC_TZIC2_FCR1_LPUART1_Pos GTZC_CFGR1_LPUART1_Pos