Home
last modified time | relevance | path

Searched refs:GTZC_CFGR1_I2C3_Pos (Results 1 – 16 of 16) sorted by relevance

/hal_stm32-latest/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_hal_gtzc.h186 #define GTZC_PERIPH_I2C3 (GTZC_PERIPH_REG1 | GTZC_CFGR1_I2C3_Pos)
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_gtzc.h342 #define GTZC_PERIPH_I2C3 (GTZC2_PERIPH_REG1 | GTZC_CFGR1_I2C3_Pos)
/hal_stm32-latest/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h16383 #define GTZC_CFGR1_I2C3_Pos (16U) macro
16384 #define GTZC_CFGR1_I2C3_Msk ( 0x01UL << GTZC_CFGR1_I2C3_Pos )
16523 #define GTZC_TZSC_SECCFGR1_I2C3SEC_Pos GTZC_CFGR1_I2C3_Pos
16625 #define GTZC_TZSC_PRIVCFGR1_I2C3PRIV_Pos GTZC_CFGR1_I2C3_Pos
16727 #define GTZC_TZIC_IER1_I2C3IE_Pos GTZC_CFGR1_I2C3_Pos
16867 #define GTZC_TZIC_SR1_I2C3F_Pos GTZC_CFGR1_I2C3_Pos
17007 #define GTZC_TZIC_FCR1_I2C3FC_Pos GTZC_CFGR1_I2C3_Pos
Dstm32l562xx.h17122 #define GTZC_CFGR1_I2C3_Pos (16U) macro
17123 #define GTZC_CFGR1_I2C3_Msk ( 0x01UL << GTZC_CFGR1_I2C3_Pos )
17268 #define GTZC_TZSC_SECCFGR1_I2C3SEC_Pos GTZC_CFGR1_I2C3_Pos
17374 #define GTZC_TZSC_PRIVCFGR1_I2C3PRIV_Pos GTZC_CFGR1_I2C3_Pos
17480 #define GTZC_TZIC_IER1_I2C3IE_Pos GTZC_CFGR1_I2C3_Pos
17626 #define GTZC_TZIC_SR1_I2C3F_Pos GTZC_CFGR1_I2C3_Pos
17772 #define GTZC_TZIC_FCR1_I2C3FC_Pos GTZC_CFGR1_I2C3_Pos
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h18503 #define GTZC_CFGR1_I2C3_Pos (2U) macro
18504 #define GTZC_CFGR1_I2C3_Msk (0x01UL << GTZC_CFGR1_I2C3_Pos)
18647 #define GTZC_TZSC2_SECCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
18767 #define GTZC_TZSC2_PRIVCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
18913 #define GTZC_TZIC2_IER1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
19083 #define GTZC_TZIC2_SR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
19251 #define GTZC_TZIC2_FCR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
Dstm32u535xx.h17943 #define GTZC_CFGR1_I2C3_Pos (2U) macro
17944 #define GTZC_CFGR1_I2C3_Msk (0x01UL << GTZC_CFGR1_I2C3_Pos)
18081 #define GTZC_TZSC2_SECCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
18195 #define GTZC_TZSC2_PRIVCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
18333 #define GTZC_TZIC2_IER1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
18495 #define GTZC_TZIC2_SR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
18655 #define GTZC_TZIC2_FCR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
Dstm32u575xx.h19558 #define GTZC_CFGR1_I2C3_Pos (2U) macro
19559 #define GTZC_CFGR1_I2C3_Msk (0x01UL << GTZC_CFGR1_I2C3_Pos)
19712 #define GTZC_TZSC2_SECCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
19842 #define GTZC_TZSC2_PRIVCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
20004 #define GTZC_TZIC2_IER1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
20190 #define GTZC_TZIC2_SR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
20376 #define GTZC_TZIC2_FCR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
Dstm32u585xx.h20178 #define GTZC_CFGR1_I2C3_Pos (2U) macro
20179 #define GTZC_CFGR1_I2C3_Msk (0x01UL << GTZC_CFGR1_I2C3_Pos)
20338 #define GTZC_TZSC2_SECCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
20474 #define GTZC_TZSC2_PRIVCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
20646 #define GTZC_TZIC2_IER1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
20842 #define GTZC_TZIC2_SR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
21038 #define GTZC_TZIC2_FCR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
Dstm32u595xx.h20747 #define GTZC_CFGR1_I2C3_Pos (2U) macro
20748 #define GTZC_CFGR1_I2C3_Msk (0x01UL << GTZC_CFGR1_I2C3_Pos)
20911 #define GTZC_TZSC2_SECCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
21051 #define GTZC_TZSC2_PRIVCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
21229 #define GTZC_TZIC2_IER1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
21431 #define GTZC_TZIC2_SR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
21633 #define GTZC_TZIC2_FCR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
Dstm32u5a5xx.h21367 #define GTZC_CFGR1_I2C3_Pos (2U) macro
21368 #define GTZC_CFGR1_I2C3_Msk (0x01UL << GTZC_CFGR1_I2C3_Pos)
21537 #define GTZC_TZSC2_SECCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
21683 #define GTZC_TZSC2_PRIVCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
21871 #define GTZC_TZIC2_IER1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
22083 #define GTZC_TZIC2_SR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
22295 #define GTZC_TZIC2_FCR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
Dstm32u5f7xx.h22356 #define GTZC_CFGR1_I2C3_Pos (2U) macro
22357 #define GTZC_CFGR1_I2C3_Msk (0x01UL << GTZC_CFGR1_I2C3_Pos)
22532 #define GTZC_TZSC2_SECCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
22684 #define GTZC_TZSC2_PRIVCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
22878 #define GTZC_TZIC2_IER1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
23096 #define GTZC_TZIC2_SR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
23314 #define GTZC_TZIC2_FCR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
Dstm32u599xx.h24531 #define GTZC_CFGR1_I2C3_Pos (2U) macro
24532 #define GTZC_CFGR1_I2C3_Msk (0x01UL << GTZC_CFGR1_I2C3_Pos)
24705 #define GTZC_TZSC2_SECCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
24855 #define GTZC_TZSC2_PRIVCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
25043 #define GTZC_TZIC2_IER1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
25255 #define GTZC_TZIC2_SR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
25467 #define GTZC_TZIC2_FCR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
Dstm32u5g7xx.h22976 #define GTZC_CFGR1_I2C3_Pos (2U) macro
22977 #define GTZC_CFGR1_I2C3_Msk (0x01UL << GTZC_CFGR1_I2C3_Pos)
23158 #define GTZC_TZSC2_SECCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
23316 #define GTZC_TZSC2_PRIVCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
23520 #define GTZC_TZIC2_IER1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
23748 #define GTZC_TZIC2_SR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
23976 #define GTZC_TZIC2_FCR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
Dstm32u5f9xx.h25499 #define GTZC_CFGR1_I2C3_Pos (2U) macro
25500 #define GTZC_CFGR1_I2C3_Msk (0x01UL << GTZC_CFGR1_I2C3_Pos)
25677 #define GTZC_TZSC2_SECCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
25831 #define GTZC_TZSC2_PRIVCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
26027 #define GTZC_TZIC2_IER1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
26247 #define GTZC_TZIC2_SR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
26467 #define GTZC_TZIC2_FCR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
Dstm32u5a9xx.h25151 #define GTZC_CFGR1_I2C3_Pos (2U) macro
25152 #define GTZC_CFGR1_I2C3_Msk (0x01UL << GTZC_CFGR1_I2C3_Pos)
25331 #define GTZC_TZSC2_SECCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
25487 #define GTZC_TZSC2_PRIVCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
25685 #define GTZC_TZIC2_IER1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
25907 #define GTZC_TZIC2_SR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
26129 #define GTZC_TZIC2_FCR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
Dstm32u5g9xx.h26119 #define GTZC_CFGR1_I2C3_Pos (2U) macro
26120 #define GTZC_CFGR1_I2C3_Msk (0x01UL << GTZC_CFGR1_I2C3_Pos)
26303 #define GTZC_TZSC2_SECCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
26463 #define GTZC_TZSC2_PRIVCFGR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
26669 #define GTZC_TZIC2_IER1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
26899 #define GTZC_TZIC2_SR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos
27129 #define GTZC_TZIC2_FCR1_I2C3_Pos GTZC_CFGR1_I2C3_Pos