Home
last modified time | relevance | path

Searched refs:GFXTIM_WDGTCR_WDGEN_Pos (Results 1 – 12 of 12) sorted by relevance

/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h10130 #define GFXTIM_WDGTCR_WDGEN_Pos (0U) macro
10131 #define GFXTIM_WDGTCR_WDGEN_Msk (0x1UL << GFXTIM_WDGTCR_WDGEN_Pos) /*!< 0x00000001 */
Dstm32h7s7xx.h10654 #define GFXTIM_WDGTCR_WDGEN_Pos (0U) macro
10655 #define GFXTIM_WDGTCR_WDGEN_Msk (0x1UL << GFXTIM_WDGTCR_WDGEN_Pos) /*!< 0x00000001 */
Dstm32h7s3xx.h10575 #define GFXTIM_WDGTCR_WDGEN_Pos (0U) macro
10576 #define GFXTIM_WDGTCR_WDGEN_Msk (0x1UL << GFXTIM_WDGTCR_WDGEN_Pos) /*!< 0x00000001 */
Dstm32h7r7xx.h10207 #define GFXTIM_WDGTCR_WDGEN_Pos (0U) macro
10208 #define GFXTIM_WDGTCR_WDGEN_Msk (0x1UL << GFXTIM_WDGTCR_WDGEN_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u5f7xx.h9979 #define GFXTIM_WDGTCR_WDGEN_Pos (0U) macro
9980 #define GFXTIM_WDGTCR_WDGEN_Msk (0x1UL << GFXTIM_WDGTCR_WDGEN_Pos) /*!< 0x00000001 */
Dstm32u5g7xx.h10428 #define GFXTIM_WDGTCR_WDGEN_Pos (0U) macro
10429 #define GFXTIM_WDGTCR_WDGEN_Msk (0x1UL << GFXTIM_WDGTCR_WDGEN_Pos) /*!< 0x00000001 */
Dstm32u5f9xx.h13105 #define GFXTIM_WDGTCR_WDGEN_Pos (0U) macro
13106 #define GFXTIM_WDGTCR_WDGEN_Msk (0x1UL << GFXTIM_WDGTCR_WDGEN_Pos) /*!< 0x00000001 */
Dstm32u5g9xx.h13554 #define GFXTIM_WDGTCR_WDGEN_Pos (0U) macro
13555 #define GFXTIM_WDGTCR_WDGEN_Msk (0x1UL << GFXTIM_WDGTCR_WDGEN_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32n6xx/soc/
Dstm32n645xx.h18879 #define GFXTIM_WDGTCR_WDGEN_Pos (0U) macro
18880 #define GFXTIM_WDGTCR_WDGEN_Msk (0x1UL << GFXTIM_WDGTCR_WDGEN_Pos) /*!< 0x00000001 */
Dstm32n657xx.h19821 #define GFXTIM_WDGTCR_WDGEN_Pos (0U) macro
19822 #define GFXTIM_WDGTCR_WDGEN_Msk (0x1UL << GFXTIM_WDGTCR_WDGEN_Pos) /*!< 0x00000001 */
Dstm32n655xx.h19579 #define GFXTIM_WDGTCR_WDGEN_Pos (0U) macro
19580 #define GFXTIM_WDGTCR_WDGEN_Msk (0x1UL << GFXTIM_WDGTCR_WDGEN_Pos) /*!< 0x00000001 */
Dstm32n647xx.h19121 #define GFXTIM_WDGTCR_WDGEN_Pos (0U) macro
19122 #define GFXTIM_WDGTCR_WDGEN_Msk (0x1UL << GFXTIM_WDGTCR_WDGEN_Pos) /*!< 0x00000001 */