Home
last modified time | relevance | path

Searched refs:GFXTIM_TCR_AFCEN_Pos (Results 1 – 12 of 12) sorted by relevance

/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h9998 #define GFXTIM_TCR_AFCEN_Pos (0U) macro
9999 #define GFXTIM_TCR_AFCEN_Msk (0x1UL << GFXTIM_TCR_AFCEN_Pos) /*!< 0x00000001 */
Dstm32h7s7xx.h10522 #define GFXTIM_TCR_AFCEN_Pos (0U) macro
10523 #define GFXTIM_TCR_AFCEN_Msk (0x1UL << GFXTIM_TCR_AFCEN_Pos) /*!< 0x00000001 */
Dstm32h7s3xx.h10443 #define GFXTIM_TCR_AFCEN_Pos (0U) macro
10444 #define GFXTIM_TCR_AFCEN_Msk (0x1UL << GFXTIM_TCR_AFCEN_Pos) /*!< 0x00000001 */
Dstm32h7r7xx.h10075 #define GFXTIM_TCR_AFCEN_Pos (0U) macro
10076 #define GFXTIM_TCR_AFCEN_Msk (0x1UL << GFXTIM_TCR_AFCEN_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u5f7xx.h9847 #define GFXTIM_TCR_AFCEN_Pos (0U) macro
9848 #define GFXTIM_TCR_AFCEN_Msk (0x1UL << GFXTIM_TCR_AFCEN_Pos) /*!< 0x00000001 */
Dstm32u5g7xx.h10296 #define GFXTIM_TCR_AFCEN_Pos (0U) macro
10297 #define GFXTIM_TCR_AFCEN_Msk (0x1UL << GFXTIM_TCR_AFCEN_Pos) /*!< 0x00000001 */
Dstm32u5f9xx.h12973 #define GFXTIM_TCR_AFCEN_Pos (0U) macro
12974 #define GFXTIM_TCR_AFCEN_Msk (0x1UL << GFXTIM_TCR_AFCEN_Pos) /*!< 0x00000001 */
Dstm32u5g9xx.h13422 #define GFXTIM_TCR_AFCEN_Pos (0U) macro
13423 #define GFXTIM_TCR_AFCEN_Msk (0x1UL << GFXTIM_TCR_AFCEN_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32n6xx/soc/
Dstm32n645xx.h18747 #define GFXTIM_TCR_AFCEN_Pos (0U) macro
18748 #define GFXTIM_TCR_AFCEN_Msk (0x1UL << GFXTIM_TCR_AFCEN_Pos) /*!< 0x00000001 */
Dstm32n657xx.h19689 #define GFXTIM_TCR_AFCEN_Pos (0U) macro
19690 #define GFXTIM_TCR_AFCEN_Msk (0x1UL << GFXTIM_TCR_AFCEN_Pos) /*!< 0x00000001 */
Dstm32n655xx.h19447 #define GFXTIM_TCR_AFCEN_Pos (0U) macro
19448 #define GFXTIM_TCR_AFCEN_Msk (0x1UL << GFXTIM_TCR_AFCEN_Pos) /*!< 0x00000001 */
Dstm32n647xx.h18989 #define GFXTIM_TCR_AFCEN_Pos (0U) macro
18990 #define GFXTIM_TCR_AFCEN_Msk (0x1UL << GFXTIM_TCR_AFCEN_Pos) /*!< 0x00000001 */