Home
last modified time | relevance | path

Searched refs:GFXTIM_EVSR_FES3_Pos (Results 1 – 12 of 12) sorted by relevance

/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h10108 #define GFXTIM_EVSR_FES3_Pos (20U) macro
10109 #define GFXTIM_EVSR_FES3_Msk (0x7UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00700000 */
10111 #define GFXTIM_EVSR_FES3_0 (0x1UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00100000 */
10112 #define GFXTIM_EVSR_FES3_1 (0x2UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00200000 */
10113 #define GFXTIM_EVSR_FES3_2 (0x4UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00400000 */
Dstm32h7s7xx.h10632 #define GFXTIM_EVSR_FES3_Pos (20U) macro
10633 #define GFXTIM_EVSR_FES3_Msk (0x7UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00700000 */
10635 #define GFXTIM_EVSR_FES3_0 (0x1UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00100000 */
10636 #define GFXTIM_EVSR_FES3_1 (0x2UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00200000 */
10637 #define GFXTIM_EVSR_FES3_2 (0x4UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00400000 */
Dstm32h7s3xx.h10553 #define GFXTIM_EVSR_FES3_Pos (20U) macro
10554 #define GFXTIM_EVSR_FES3_Msk (0x7UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00700000 */
10556 #define GFXTIM_EVSR_FES3_0 (0x1UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00100000 */
10557 #define GFXTIM_EVSR_FES3_1 (0x2UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00200000 */
10558 #define GFXTIM_EVSR_FES3_2 (0x4UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00400000 */
Dstm32h7r7xx.h10185 #define GFXTIM_EVSR_FES3_Pos (20U) macro
10186 #define GFXTIM_EVSR_FES3_Msk (0x7UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00700000 */
10188 #define GFXTIM_EVSR_FES3_0 (0x1UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00100000 */
10189 #define GFXTIM_EVSR_FES3_1 (0x2UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00200000 */
10190 #define GFXTIM_EVSR_FES3_2 (0x4UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00400000 */
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u5f7xx.h9957 #define GFXTIM_EVSR_FES3_Pos (20U) macro
9958 #define GFXTIM_EVSR_FES3_Msk (0x7UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00700000 */
9960 #define GFXTIM_EVSR_FES3_0 (0x1UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00100000 */
9961 #define GFXTIM_EVSR_FES3_1 (0x2UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00200000 */
9962 #define GFXTIM_EVSR_FES3_2 (0x4UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00400000 */
Dstm32u5g7xx.h10406 #define GFXTIM_EVSR_FES3_Pos (20U) macro
10407 #define GFXTIM_EVSR_FES3_Msk (0x7UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00700000 */
10409 #define GFXTIM_EVSR_FES3_0 (0x1UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00100000 */
10410 #define GFXTIM_EVSR_FES3_1 (0x2UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00200000 */
10411 #define GFXTIM_EVSR_FES3_2 (0x4UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00400000 */
Dstm32u5f9xx.h13083 #define GFXTIM_EVSR_FES3_Pos (20U) macro
13084 #define GFXTIM_EVSR_FES3_Msk (0x7UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00700000 */
13086 #define GFXTIM_EVSR_FES3_0 (0x1UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00100000 */
13087 #define GFXTIM_EVSR_FES3_1 (0x2UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00200000 */
13088 #define GFXTIM_EVSR_FES3_2 (0x4UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00400000 */
Dstm32u5g9xx.h13532 #define GFXTIM_EVSR_FES3_Pos (20U) macro
13533 #define GFXTIM_EVSR_FES3_Msk (0x7UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00700000 */
13535 #define GFXTIM_EVSR_FES3_0 (0x1UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00100000 */
13536 #define GFXTIM_EVSR_FES3_1 (0x2UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00200000 */
13537 #define GFXTIM_EVSR_FES3_2 (0x4UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00400000 */
/hal_stm32-latest/stm32cube/stm32n6xx/soc/
Dstm32n645xx.h18857 #define GFXTIM_EVSR_FES3_Pos (20U) macro
18858 #define GFXTIM_EVSR_FES3_Msk (0x7UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00700000 */
18860 #define GFXTIM_EVSR_FES3_0 (0x1UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00100000 */
18861 #define GFXTIM_EVSR_FES3_1 (0x2UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00200000 */
18862 #define GFXTIM_EVSR_FES3_2 (0x4UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00400000 */
Dstm32n657xx.h19799 #define GFXTIM_EVSR_FES3_Pos (20U) macro
19800 #define GFXTIM_EVSR_FES3_Msk (0x7UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00700000 */
19802 #define GFXTIM_EVSR_FES3_0 (0x1UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00100000 */
19803 #define GFXTIM_EVSR_FES3_1 (0x2UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00200000 */
19804 #define GFXTIM_EVSR_FES3_2 (0x4UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00400000 */
Dstm32n655xx.h19557 #define GFXTIM_EVSR_FES3_Pos (20U) macro
19558 #define GFXTIM_EVSR_FES3_Msk (0x7UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00700000 */
19560 #define GFXTIM_EVSR_FES3_0 (0x1UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00100000 */
19561 #define GFXTIM_EVSR_FES3_1 (0x2UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00200000 */
19562 #define GFXTIM_EVSR_FES3_2 (0x4UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00400000 */
Dstm32n647xx.h19099 #define GFXTIM_EVSR_FES3_Pos (20U) macro
19100 #define GFXTIM_EVSR_FES3_Msk (0x7UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00700000 */
19102 #define GFXTIM_EVSR_FES3_0 (0x1UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00100000 */
19103 #define GFXTIM_EVSR_FES3_1 (0x2UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00200000 */
19104 #define GFXTIM_EVSR_FES3_2 (0x4UL << GFXTIM_EVSR_FES3_Pos) /*!< 0x00400000 */