Home
last modified time | relevance | path

Searched refs:GFXTIM_EVSR_FES2_Pos (Results 1 – 12 of 12) sorted by relevance

/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h10094 #define GFXTIM_EVSR_FES2_Pos (12U) macro
10095 #define GFXTIM_EVSR_FES2_Msk (0x7UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00007000 */
10097 #define GFXTIM_EVSR_FES2_0 (0x1UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00001000 */
10098 #define GFXTIM_EVSR_FES2_1 (0x2UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00002000 */
10099 #define GFXTIM_EVSR_FES2_2 (0x4UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00004000 */
Dstm32h7s7xx.h10618 #define GFXTIM_EVSR_FES2_Pos (12U) macro
10619 #define GFXTIM_EVSR_FES2_Msk (0x7UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00007000 */
10621 #define GFXTIM_EVSR_FES2_0 (0x1UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00001000 */
10622 #define GFXTIM_EVSR_FES2_1 (0x2UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00002000 */
10623 #define GFXTIM_EVSR_FES2_2 (0x4UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00004000 */
Dstm32h7s3xx.h10539 #define GFXTIM_EVSR_FES2_Pos (12U) macro
10540 #define GFXTIM_EVSR_FES2_Msk (0x7UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00007000 */
10542 #define GFXTIM_EVSR_FES2_0 (0x1UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00001000 */
10543 #define GFXTIM_EVSR_FES2_1 (0x2UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00002000 */
10544 #define GFXTIM_EVSR_FES2_2 (0x4UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00004000 */
Dstm32h7r7xx.h10171 #define GFXTIM_EVSR_FES2_Pos (12U) macro
10172 #define GFXTIM_EVSR_FES2_Msk (0x7UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00007000 */
10174 #define GFXTIM_EVSR_FES2_0 (0x1UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00001000 */
10175 #define GFXTIM_EVSR_FES2_1 (0x2UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00002000 */
10176 #define GFXTIM_EVSR_FES2_2 (0x4UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00004000 */
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u5f7xx.h9943 #define GFXTIM_EVSR_FES2_Pos (12U) macro
9944 #define GFXTIM_EVSR_FES2_Msk (0x7UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00007000 */
9946 #define GFXTIM_EVSR_FES2_0 (0x1UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00001000 */
9947 #define GFXTIM_EVSR_FES2_1 (0x2UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00002000 */
9948 #define GFXTIM_EVSR_FES2_2 (0x4UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00004000 */
Dstm32u5g7xx.h10392 #define GFXTIM_EVSR_FES2_Pos (12U) macro
10393 #define GFXTIM_EVSR_FES2_Msk (0x7UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00007000 */
10395 #define GFXTIM_EVSR_FES2_0 (0x1UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00001000 */
10396 #define GFXTIM_EVSR_FES2_1 (0x2UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00002000 */
10397 #define GFXTIM_EVSR_FES2_2 (0x4UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00004000 */
Dstm32u5f9xx.h13069 #define GFXTIM_EVSR_FES2_Pos (12U) macro
13070 #define GFXTIM_EVSR_FES2_Msk (0x7UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00007000 */
13072 #define GFXTIM_EVSR_FES2_0 (0x1UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00001000 */
13073 #define GFXTIM_EVSR_FES2_1 (0x2UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00002000 */
13074 #define GFXTIM_EVSR_FES2_2 (0x4UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00004000 */
Dstm32u5g9xx.h13518 #define GFXTIM_EVSR_FES2_Pos (12U) macro
13519 #define GFXTIM_EVSR_FES2_Msk (0x7UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00007000 */
13521 #define GFXTIM_EVSR_FES2_0 (0x1UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00001000 */
13522 #define GFXTIM_EVSR_FES2_1 (0x2UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00002000 */
13523 #define GFXTIM_EVSR_FES2_2 (0x4UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00004000 */
/hal_stm32-latest/stm32cube/stm32n6xx/soc/
Dstm32n645xx.h18843 #define GFXTIM_EVSR_FES2_Pos (12U) macro
18844 #define GFXTIM_EVSR_FES2_Msk (0x7UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00007000 */
18846 #define GFXTIM_EVSR_FES2_0 (0x1UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00001000 */
18847 #define GFXTIM_EVSR_FES2_1 (0x2UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00002000 */
18848 #define GFXTIM_EVSR_FES2_2 (0x4UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00004000 */
Dstm32n657xx.h19785 #define GFXTIM_EVSR_FES2_Pos (12U) macro
19786 #define GFXTIM_EVSR_FES2_Msk (0x7UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00007000 */
19788 #define GFXTIM_EVSR_FES2_0 (0x1UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00001000 */
19789 #define GFXTIM_EVSR_FES2_1 (0x2UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00002000 */
19790 #define GFXTIM_EVSR_FES2_2 (0x4UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00004000 */
Dstm32n655xx.h19543 #define GFXTIM_EVSR_FES2_Pos (12U) macro
19544 #define GFXTIM_EVSR_FES2_Msk (0x7UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00007000 */
19546 #define GFXTIM_EVSR_FES2_0 (0x1UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00001000 */
19547 #define GFXTIM_EVSR_FES2_1 (0x2UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00002000 */
19548 #define GFXTIM_EVSR_FES2_2 (0x4UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00004000 */
Dstm32n647xx.h19085 #define GFXTIM_EVSR_FES2_Pos (12U) macro
19086 #define GFXTIM_EVSR_FES2_Msk (0x7UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00007000 */
19088 #define GFXTIM_EVSR_FES2_0 (0x1UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00001000 */
19089 #define GFXTIM_EVSR_FES2_1 (0x2UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00002000 */
19090 #define GFXTIM_EVSR_FES2_2 (0x4UL << GFXTIM_EVSR_FES2_Pos) /*!< 0x00004000 */