Home
last modified time | relevance | path

Searched refs:DSI_TCCR3_HSWR_TOCNT5_Pos (Results 1 – 13 of 13) sorted by relevance

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f469xx.h7883 #define DSI_TCCR3_HSWR_TOCNT5_Pos (5U) macro
7884 #define DSI_TCCR3_HSWR_TOCNT5_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT5_Pos) /*!< 0x00000020 */
Dstm32f479xx.h8073 #define DSI_TCCR3_HSWR_TOCNT5_Pos (5U) macro
8074 #define DSI_TCCR3_HSWR_TOCNT5_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f779xx.h19872 #define DSI_TCCR3_HSWR_TOCNT5_Pos (5U) macro
19873 #define DSI_TCCR3_HSWR_TOCNT5_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT5_Pos) /*!< 0x00000020 */
Dstm32f769xx.h19579 #define DSI_TCCR3_HSWR_TOCNT5_Pos (5U) macro
19580 #define DSI_TCCR3_HSWR_TOCNT5_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l4r9xx.h9247 #define DSI_TCCR3_HSWR_TOCNT5_Pos (5U) macro
9248 #define DSI_TCCR3_HSWR_TOCNT5_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT5_Pos) /*!< 0x00000020 */
Dstm32l4s9xx.h9499 #define DSI_TCCR3_HSWR_TOCNT5_Pos (5U) macro
9500 #define DSI_TCCR3_HSWR_TOCNT5_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h757xx.h11074 #define DSI_TCCR3_HSWR_TOCNT5_Pos (5U) macro
11075 #define DSI_TCCR3_HSWR_TOCNT5_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT5_Pos) /*!< 0x00000020 */
Dstm32h747xg.h10881 #define DSI_TCCR3_HSWR_TOCNT5_Pos (5U) macro
10882 #define DSI_TCCR3_HSWR_TOCNT5_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT5_Pos) /*!< 0x00000020 */
Dstm32h747xx.h10881 #define DSI_TCCR3_HSWR_TOCNT5_Pos (5U) macro
10882 #define DSI_TCCR3_HSWR_TOCNT5_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u599xx.h8486 #define DSI_TCCR3_HSWR_TOCNT5_Pos (5U) macro
8487 #define DSI_TCCR3_HSWR_TOCNT5_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT5_Pos) /*!< 0x00000020 */
Dstm32u5f9xx.h8619 #define DSI_TCCR3_HSWR_TOCNT5_Pos (5U) macro
8620 #define DSI_TCCR3_HSWR_TOCNT5_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT5_Pos) /*!< 0x00000020 */
Dstm32u5a9xx.h8935 #define DSI_TCCR3_HSWR_TOCNT5_Pos (5U) macro
8936 #define DSI_TCCR3_HSWR_TOCNT5_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT5_Pos) /*!< 0x00000020 */
Dstm32u5g9xx.h9068 #define DSI_TCCR3_HSWR_TOCNT5_Pos (5U) macro
9069 #define DSI_TCCR3_HSWR_TOCNT5_Msk (0x1UL << DSI_TCCR3_HSWR_TOCNT5_Pos) /*!< 0x00000020 */