Home
last modified time | relevance | path

Searched refs:DSI_DLTCR_HS2LP_TIME1_Pos (Results 1 – 13 of 13) sorted by relevance

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f469xx.h8207 #define DSI_DLTCR_HS2LP_TIME1_Pos (25U) macro
8208 #define DSI_DLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME1_Pos) /*!< 0x02000000 */
Dstm32f479xx.h8397 #define DSI_DLTCR_HS2LP_TIME1_Pos (25U) macro
8398 #define DSI_DLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME1_Pos) /*!< 0x02000000 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f779xx.h20196 #define DSI_DLTCR_HS2LP_TIME1_Pos (25U) macro
20197 #define DSI_DLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME1_Pos) /*!< 0x02000000 */
Dstm32f769xx.h19903 #define DSI_DLTCR_HS2LP_TIME1_Pos (25U) macro
19904 #define DSI_DLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME1_Pos) /*!< 0x02000000 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l4r9xx.h9552 #define DSI_DLTCR_HS2LP_TIME1_Pos (25U) macro
9553 #define DSI_DLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME1_Pos) /*!< 0x02000000 */
Dstm32l4s9xx.h9804 #define DSI_DLTCR_HS2LP_TIME1_Pos (25U) macro
9805 #define DSI_DLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME1_Pos) /*!< 0x02000000 */
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h757xx.h11398 #define DSI_DLTCR_HS2LP_TIME1_Pos (25U) macro
11399 #define DSI_DLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME1_Pos) /*!< 0x02000000 */
Dstm32h747xg.h11205 #define DSI_DLTCR_HS2LP_TIME1_Pos (25U) macro
11206 #define DSI_DLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME1_Pos) /*!< 0x02000000 */
Dstm32h747xx.h11205 #define DSI_DLTCR_HS2LP_TIME1_Pos (25U) macro
11206 #define DSI_DLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME1_Pos) /*!< 0x02000000 */
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u599xx.h8745 #define DSI_DLTCR_HS2LP_TIME1_Pos (17U) macro
8746 #define DSI_DLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME1_Pos) /*!< 0x00020000 */
Dstm32u5f9xx.h8878 #define DSI_DLTCR_HS2LP_TIME1_Pos (17U) macro
8879 #define DSI_DLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME1_Pos) /*!< 0x00020000 */
Dstm32u5a9xx.h9194 #define DSI_DLTCR_HS2LP_TIME1_Pos (17U) macro
9195 #define DSI_DLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME1_Pos) /*!< 0x00020000 */
Dstm32u5g9xx.h9327 #define DSI_DLTCR_HS2LP_TIME1_Pos (17U) macro
9328 #define DSI_DLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME1_Pos) /*!< 0x00020000 */