Home
last modified time | relevance | path

Searched refs:DSI_CLTCR_LP2HS_TIME5_Pos (Results 1 – 13 of 13) sorted by relevance

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f469xx.h8073 #define DSI_CLTCR_LP2HS_TIME5_Pos (5U) macro
8074 #define DSI_CLTCR_LP2HS_TIME5_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME5_Pos) /*!< 0x00000020 */
Dstm32f479xx.h8263 #define DSI_CLTCR_LP2HS_TIME5_Pos (5U) macro
8264 #define DSI_CLTCR_LP2HS_TIME5_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f779xx.h20062 #define DSI_CLTCR_LP2HS_TIME5_Pos (5U) macro
20063 #define DSI_CLTCR_LP2HS_TIME5_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME5_Pos) /*!< 0x00000020 */
Dstm32f769xx.h19769 #define DSI_CLTCR_LP2HS_TIME5_Pos (5U) macro
19770 #define DSI_CLTCR_LP2HS_TIME5_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l4r9xx.h9418 #define DSI_CLTCR_LP2HS_TIME5_Pos (5U) macro
9419 #define DSI_CLTCR_LP2HS_TIME5_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME5_Pos) /*!< 0x00000020 */
Dstm32l4s9xx.h9670 #define DSI_CLTCR_LP2HS_TIME5_Pos (5U) macro
9671 #define DSI_CLTCR_LP2HS_TIME5_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h757xx.h11264 #define DSI_CLTCR_LP2HS_TIME5_Pos (5U) macro
11265 #define DSI_CLTCR_LP2HS_TIME5_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME5_Pos) /*!< 0x00000020 */
Dstm32h747xg.h11071 #define DSI_CLTCR_LP2HS_TIME5_Pos (5U) macro
11072 #define DSI_CLTCR_LP2HS_TIME5_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME5_Pos) /*!< 0x00000020 */
Dstm32h747xx.h11071 #define DSI_CLTCR_LP2HS_TIME5_Pos (5U) macro
11072 #define DSI_CLTCR_LP2HS_TIME5_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME5_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u599xx.h8656 #define DSI_CLTCR_LP2HS_TIME5_Pos (5U) macro
8657 #define DSI_CLTCR_LP2HS_TIME5_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME5_Pos) /*!< 0x00000020 */
Dstm32u5f9xx.h8789 #define DSI_CLTCR_LP2HS_TIME5_Pos (5U) macro
8790 #define DSI_CLTCR_LP2HS_TIME5_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME5_Pos) /*!< 0x00000020 */
Dstm32u5a9xx.h9105 #define DSI_CLTCR_LP2HS_TIME5_Pos (5U) macro
9106 #define DSI_CLTCR_LP2HS_TIME5_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME5_Pos) /*!< 0x00000020 */
Dstm32u5g9xx.h9238 #define DSI_CLTCR_LP2HS_TIME5_Pos (5U) macro
9239 #define DSI_CLTCR_LP2HS_TIME5_Msk (0x1UL << DSI_CLTCR_LP2HS_TIME5_Pos) /*!< 0x00000020 */