Home
last modified time | relevance | path

Searched refs:DSI_CLTCR_HS2LP_TIME4_Pos (Results 1 – 13 of 13) sorted by relevance

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f469xx.h8104 #define DSI_CLTCR_HS2LP_TIME4_Pos (20U) macro
8105 #define DSI_CLTCR_HS2LP_TIME4_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME4_Pos) /*!< 0x00100000 */
Dstm32f479xx.h8294 #define DSI_CLTCR_HS2LP_TIME4_Pos (20U) macro
8295 #define DSI_CLTCR_HS2LP_TIME4_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME4_Pos) /*!< 0x00100000 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f779xx.h20093 #define DSI_CLTCR_HS2LP_TIME4_Pos (20U) macro
20094 #define DSI_CLTCR_HS2LP_TIME4_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME4_Pos) /*!< 0x00100000 */
Dstm32f769xx.h19800 #define DSI_CLTCR_HS2LP_TIME4_Pos (20U) macro
19801 #define DSI_CLTCR_HS2LP_TIME4_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME4_Pos) /*!< 0x00100000 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l4r9xx.h9449 #define DSI_CLTCR_HS2LP_TIME4_Pos (20U) macro
9450 #define DSI_CLTCR_HS2LP_TIME4_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME4_Pos) /*!< 0x00100000 */
Dstm32l4s9xx.h9701 #define DSI_CLTCR_HS2LP_TIME4_Pos (20U) macro
9702 #define DSI_CLTCR_HS2LP_TIME4_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME4_Pos) /*!< 0x00100000 */
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h757xx.h11295 #define DSI_CLTCR_HS2LP_TIME4_Pos (20U) macro
11296 #define DSI_CLTCR_HS2LP_TIME4_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME4_Pos) /*!< 0x00100000 */
Dstm32h747xg.h11102 #define DSI_CLTCR_HS2LP_TIME4_Pos (20U) macro
11103 #define DSI_CLTCR_HS2LP_TIME4_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME4_Pos) /*!< 0x00100000 */
Dstm32h747xx.h11102 #define DSI_CLTCR_HS2LP_TIME4_Pos (20U) macro
11103 #define DSI_CLTCR_HS2LP_TIME4_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME4_Pos) /*!< 0x00100000 */
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u599xx.h8686 #define DSI_CLTCR_HS2LP_TIME4_Pos (20U) macro
8687 #define DSI_CLTCR_HS2LP_TIME4_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME4_Pos) /*!< 0x00100000 */
Dstm32u5f9xx.h8819 #define DSI_CLTCR_HS2LP_TIME4_Pos (20U) macro
8820 #define DSI_CLTCR_HS2LP_TIME4_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME4_Pos) /*!< 0x00100000 */
Dstm32u5a9xx.h9135 #define DSI_CLTCR_HS2LP_TIME4_Pos (20U) macro
9136 #define DSI_CLTCR_HS2LP_TIME4_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME4_Pos) /*!< 0x00100000 */
Dstm32u5g9xx.h9268 #define DSI_CLTCR_HS2LP_TIME4_Pos (20U) macro
9269 #define DSI_CLTCR_HS2LP_TIME4_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME4_Pos) /*!< 0x00100000 */