Home
last modified time | relevance | path

Searched refs:DSI_CLTCR_HS2LP_TIME1_Pos (Results 1 – 13 of 13) sorted by relevance

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f469xx.h8095 #define DSI_CLTCR_HS2LP_TIME1_Pos (17U) macro
8096 #define DSI_CLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME1_Pos) /*!< 0x00020000 */
Dstm32f479xx.h8285 #define DSI_CLTCR_HS2LP_TIME1_Pos (17U) macro
8286 #define DSI_CLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME1_Pos) /*!< 0x00020000 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f779xx.h20084 #define DSI_CLTCR_HS2LP_TIME1_Pos (17U) macro
20085 #define DSI_CLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME1_Pos) /*!< 0x00020000 */
Dstm32f769xx.h19791 #define DSI_CLTCR_HS2LP_TIME1_Pos (17U) macro
19792 #define DSI_CLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME1_Pos) /*!< 0x00020000 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l4r9xx.h9440 #define DSI_CLTCR_HS2LP_TIME1_Pos (17U) macro
9441 #define DSI_CLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME1_Pos) /*!< 0x00020000 */
Dstm32l4s9xx.h9692 #define DSI_CLTCR_HS2LP_TIME1_Pos (17U) macro
9693 #define DSI_CLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME1_Pos) /*!< 0x00020000 */
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h757xx.h11286 #define DSI_CLTCR_HS2LP_TIME1_Pos (17U) macro
11287 #define DSI_CLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME1_Pos) /*!< 0x00020000 */
Dstm32h747xg.h11093 #define DSI_CLTCR_HS2LP_TIME1_Pos (17U) macro
11094 #define DSI_CLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME1_Pos) /*!< 0x00020000 */
Dstm32h747xx.h11093 #define DSI_CLTCR_HS2LP_TIME1_Pos (17U) macro
11094 #define DSI_CLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME1_Pos) /*!< 0x00020000 */
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u599xx.h8677 #define DSI_CLTCR_HS2LP_TIME1_Pos (17U) macro
8678 #define DSI_CLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME1_Pos) /*!< 0x00020000 */
Dstm32u5f9xx.h8810 #define DSI_CLTCR_HS2LP_TIME1_Pos (17U) macro
8811 #define DSI_CLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME1_Pos) /*!< 0x00020000 */
Dstm32u5a9xx.h9126 #define DSI_CLTCR_HS2LP_TIME1_Pos (17U) macro
9127 #define DSI_CLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME1_Pos) /*!< 0x00020000 */
Dstm32u5g9xx.h9259 #define DSI_CLTCR_HS2LP_TIME1_Pos (17U) macro
9260 #define DSI_CLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME1_Pos) /*!< 0x00020000 */