Home
last modified time | relevance | path

Searched refs:DSI_CLTCR_HS2LP_TIME0_Pos (Results 1 – 13 of 13) sorted by relevance

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f469xx.h8092 #define DSI_CLTCR_HS2LP_TIME0_Pos (16U) macro
8093 #define DSI_CLTCR_HS2LP_TIME0_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME0_Pos) /*!< 0x00010000 */
Dstm32f479xx.h8282 #define DSI_CLTCR_HS2LP_TIME0_Pos (16U) macro
8283 #define DSI_CLTCR_HS2LP_TIME0_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME0_Pos) /*!< 0x00010000 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f779xx.h20081 #define DSI_CLTCR_HS2LP_TIME0_Pos (16U) macro
20082 #define DSI_CLTCR_HS2LP_TIME0_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME0_Pos) /*!< 0x00010000 */
Dstm32f769xx.h19788 #define DSI_CLTCR_HS2LP_TIME0_Pos (16U) macro
19789 #define DSI_CLTCR_HS2LP_TIME0_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME0_Pos) /*!< 0x00010000 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l4r9xx.h9437 #define DSI_CLTCR_HS2LP_TIME0_Pos (16U) macro
9438 #define DSI_CLTCR_HS2LP_TIME0_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME0_Pos) /*!< 0x00010000 */
Dstm32l4s9xx.h9689 #define DSI_CLTCR_HS2LP_TIME0_Pos (16U) macro
9690 #define DSI_CLTCR_HS2LP_TIME0_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME0_Pos) /*!< 0x00010000 */
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h757xx.h11283 #define DSI_CLTCR_HS2LP_TIME0_Pos (16U) macro
11284 #define DSI_CLTCR_HS2LP_TIME0_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME0_Pos) /*!< 0x00010000 */
Dstm32h747xg.h11090 #define DSI_CLTCR_HS2LP_TIME0_Pos (16U) macro
11091 #define DSI_CLTCR_HS2LP_TIME0_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME0_Pos) /*!< 0x00010000 */
Dstm32h747xx.h11090 #define DSI_CLTCR_HS2LP_TIME0_Pos (16U) macro
11091 #define DSI_CLTCR_HS2LP_TIME0_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME0_Pos) /*!< 0x00010000 */
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u599xx.h8674 #define DSI_CLTCR_HS2LP_TIME0_Pos (16U) macro
8675 #define DSI_CLTCR_HS2LP_TIME0_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME0_Pos) /*!< 0x00010000 */
Dstm32u5f9xx.h8807 #define DSI_CLTCR_HS2LP_TIME0_Pos (16U) macro
8808 #define DSI_CLTCR_HS2LP_TIME0_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME0_Pos) /*!< 0x00010000 */
Dstm32u5a9xx.h9123 #define DSI_CLTCR_HS2LP_TIME0_Pos (16U) macro
9124 #define DSI_CLTCR_HS2LP_TIME0_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME0_Pos) /*!< 0x00010000 */
Dstm32u5g9xx.h9256 #define DSI_CLTCR_HS2LP_TIME0_Pos (16U) macro
9257 #define DSI_CLTCR_HS2LP_TIME0_Msk (0x1UL << DSI_CLTCR_HS2LP_TIME0_Pos) /*!< 0x00010000 */