Home
last modified time | relevance | path

Searched refs:DMAMUX_CxCR_EGE_Pos (Results 1 – 25 of 110) sorted by relevance

12345

/hal_stm32-latest/stm32cube/stm32c0xx/drivers/src/
Dstm32c0xx_hal_dma_ex.c119 DMAMUX_CxCR_EGE_Pos)); in HAL_DMAEx_ConfigMuxSync()
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/src/
Dstm32l4xx_hal_dma_ex.c127 ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos)); in HAL_DMAEx_ConfigMuxSync()
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/src/
Dstm32g4xx_hal_dma_ex.c118 ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos)); in HAL_DMAEx_ConfigMuxSync()
/hal_stm32-latest/stm32cube/stm32wbxx/drivers/src/
Dstm32wbxx_hal_dma_ex.c119 ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos))); in HAL_DMAEx_ConfigMuxSync()
/hal_stm32-latest/stm32cube/stm32wlxx/drivers/src/
Dstm32wlxx_hal_dma_ex.c119 ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos))); in HAL_DMAEx_ConfigMuxSync()
/hal_stm32-latest/stm32cube/stm32u0xx/drivers/src/
Dstm32u0xx_hal_dma_ex.c117 ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos))); in HAL_DMAEx_ConfigMuxSync()
/hal_stm32-latest/stm32cube/stm32g0xx/drivers/src/
Dstm32g0xx_hal_dma_ex.c118 ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos))); in HAL_DMAEx_ConfigMuxSync()
/hal_stm32-latest/stm32cube/stm32l5xx/drivers/src/
Dstm32l5xx_hal_dma_ex.c337 ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos)); in HAL_DMAEx_ConfigMuxSync()
/hal_stm32-latest/stm32cube/stm32mp1xx/drivers/src/
Dstm32mp1xx_hal_dma_ex.c359 ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos)); in HAL_DMAEx_ConfigMuxSync()
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_hal_dma_ex.c438 ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos)); in HAL_DMAEx_ConfigMuxSync()
/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1626 #define DMAMUX_CxCR_EGE_Pos (9U) macro
1627 #define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */
Dstm32c031xx.h1630 #define DMAMUX_CxCR_EGE_Pos (9U) macro
1631 #define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */
Dstm32c071xx.h1857 #define DMAMUX_CxCR_EGE_Pos (9U) macro
1858 #define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1701 #define DMAMUX_CxCR_EGE_Pos (9U) macro
1702 #define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */
Dstm32g050xx.h1720 #define DMAMUX_CxCR_EGE_Pos (9U) macro
1721 #define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */
Dstm32g070xx.h1723 #define DMAMUX_CxCR_EGE_Pos (9U) macro
1724 #define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */
Dstm32g031xx.h1744 #define DMAMUX_CxCR_EGE_Pos (9U) macro
1745 #define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */
Dstm32g041xx.h1980 #define DMAMUX_CxCR_EGE_Pos (9U) macro
1981 #define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */
Dstm32g051xx.h2038 #define DMAMUX_CxCR_EGE_Pos (9U) macro
2039 #define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */
Dstm32g061xx.h2274 #define DMAMUX_CxCR_EGE_Pos (9U) macro
2275 #define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */
Dstm32g071xx.h2224 #define DMAMUX_CxCR_EGE_Pos (9U) macro
2225 #define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */
Dstm32g081xx.h2460 #define DMAMUX_CxCR_EGE_Pos (9U) macro
2461 #define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */
Dstm32g0b0xx.h1805 #define DMAMUX_CxCR_EGE_Pos (9U) macro
1806 #define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h3018 #define DMAMUX_CxCR_EGE_Pos (9U) macro
3019 #define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */
Dstm32wle5xx.h3018 #define DMAMUX_CxCR_EGE_Pos (9U) macro
3019 #define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */

12345