Home
last modified time | relevance | path

Searched refs:DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk (Results 1 – 12 of 12) sorted by relevance

/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h5699 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Pos) macro
5700 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk
Dstm32u535xx.h5299 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Pos) macro
5300 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk
Dstm32u575xx.h5702 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Pos) macro
5703 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk
Dstm32u585xx.h6151 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Pos) macro
6152 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk
Dstm32u595xx.h5953 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Pos) macro
5954 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk
Dstm32u5a5xx.h6402 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Pos) macro
6403 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk
Dstm32u5f7xx.h6249 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Pos) macro
6250 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk
Dstm32u599xx.h6241 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Pos) macro
6242 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk
Dstm32u5g7xx.h6698 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Pos) macro
6699 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk
Dstm32u5f9xx.h6369 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Pos) macro
6370 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk
Dstm32u5a9xx.h6690 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Pos) macro
6691 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk
Dstm32u5g9xx.h6818 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Pos) macro
6819 #define DBGMCU_AHB1FZR_DBG_GPDMA4_STOP DBGMCU_AHB1FZR_DBG_GPDMA4_STOP_Msk