Home
last modified time | relevance | path

Searched refs:DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk (Results 1 – 12 of 12) sorted by relevance

/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h5693 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Pos) macro
5694 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk
Dstm32u535xx.h5293 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Pos) macro
5294 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk
Dstm32u575xx.h5696 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Pos) macro
5697 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk
Dstm32u585xx.h6145 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Pos) macro
6146 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk
Dstm32u595xx.h5947 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Pos) macro
5948 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk
Dstm32u5a5xx.h6396 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Pos) macro
6397 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk
Dstm32u5f7xx.h6243 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Pos) macro
6244 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk
Dstm32u599xx.h6235 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Pos) macro
6236 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk
Dstm32u5g7xx.h6692 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Pos) macro
6693 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk
Dstm32u5f9xx.h6363 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Pos) macro
6364 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk
Dstm32u5a9xx.h6684 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Pos) macro
6685 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk
Dstm32u5g9xx.h6812 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk (0x1UL << DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Pos) macro
6813 #define DBGMCU_AHB1FZR_DBG_GPDMA2_STOP DBGMCU_AHB1FZR_DBG_GPDMA2_STOP_Msk