Home
last modified time | relevance | path

Searched refs:CRS_CFGR_FELIM (Results 1 – 25 of 140) sorted by relevance

123456

/hal_stm32-latest/stm32cube/stm32wbxx/drivers/include/
Dstm32wbxx_ll_crs.h345 MODIFY_REG(CRS->CFGR, CRS_CFGR_FELIM, Value << CRS_POSITION_FELIM); in LL_CRS_SetFreqErrorLimit()
355 return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_FELIM) >> CRS_POSITION_FELIM); in LL_CRS_GetFreqErrorLimit()
469 … CRS_CFGR_RELOAD | CRS_CFGR_FELIM | CRS_CFGR_SYNCDIV | CRS_CFGR_SYNCSRC | CRS_CFGR_SYNCPOL, in LL_CRS_ConfigSynchronization()
/hal_stm32-latest/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_crs.h345 MODIFY_REG(CRS->CFGR, CRS_CFGR_FELIM, Value << CRS_POSITION_FELIM); in LL_CRS_SetFreqErrorLimit()
355 return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_FELIM) >> CRS_POSITION_FELIM); in LL_CRS_GetFreqErrorLimit()
469 … CRS_CFGR_RELOAD | CRS_CFGR_FELIM | CRS_CFGR_SYNCDIV | CRS_CFGR_SYNCSRC | CRS_CFGR_SYNCPOL, in LL_CRS_ConfigSynchronization()
/hal_stm32-latest/stm32cube/stm32f0xx/drivers/include/
Dstm32f0xx_ll_crs.h330 MODIFY_REG(CRS->CFGR, CRS_CFGR_FELIM, Value << CRS_CFGR_FELIM_Pos); in LL_CRS_SetFreqErrorLimit()
340 return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_FELIM) >> CRS_CFGR_FELIM_Pos); in LL_CRS_GetFreqErrorLimit()
454 … CRS_CFGR_RELOAD | CRS_CFGR_FELIM | CRS_CFGR_SYNCDIV | CRS_CFGR_SYNCSRC | CRS_CFGR_SYNCPOL, in LL_CRS_ConfigSynchronization()
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_crs.h344 MODIFY_REG(CRS->CFGR, CRS_CFGR_FELIM, Value << CRS_POSITION_FELIM); in LL_CRS_SetFreqErrorLimit()
354 return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_FELIM) >> CRS_POSITION_FELIM); in LL_CRS_GetFreqErrorLimit()
470 … CRS_CFGR_RELOAD | CRS_CFGR_FELIM | CRS_CFGR_SYNCDIV | CRS_CFGR_SYNCSRC | CRS_CFGR_SYNCPOL, in LL_CRS_ConfigSynchronization()
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_crs.h344 MODIFY_REG(CRS->CFGR, CRS_CFGR_FELIM, Value << CRS_POSITION_FELIM); in LL_CRS_SetFreqErrorLimit()
354 return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_FELIM) >> CRS_POSITION_FELIM); in LL_CRS_GetFreqErrorLimit()
470 … CRS_CFGR_RELOAD | CRS_CFGR_FELIM | CRS_CFGR_SYNCDIV | CRS_CFGR_SYNCSRC | CRS_CFGR_SYNCPOL, in LL_CRS_ConfigSynchronization()
/hal_stm32-latest/stm32cube/stm32c0xx/drivers/include/
Dstm32c0xx_ll_crs.h357 MODIFY_REG(CRS->CFGR, CRS_CFGR_FELIM, Value << CRS_CFGR_FELIM_Pos); in LL_CRS_SetFreqErrorLimit()
367 return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_FELIM) >> CRS_CFGR_FELIM_Pos); in LL_CRS_GetFreqErrorLimit()
482 … CRS_CFGR_RELOAD | CRS_CFGR_FELIM | CRS_CFGR_SYNCDIV | CRS_CFGR_SYNCSRC | CRS_CFGR_SYNCPOL, in LL_CRS_ConfigSynchronization()
/hal_stm32-latest/stm32cube/stm32g0xx/drivers/include/
Dstm32g0xx_ll_crs.h330 MODIFY_REG(CRS->CFGR, CRS_CFGR_FELIM, Value << CRS_CFGR_FELIM_Pos); in LL_CRS_SetFreqErrorLimit()
340 return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_FELIM) >> CRS_CFGR_FELIM_Pos); in LL_CRS_GetFreqErrorLimit()
454 … CRS_CFGR_RELOAD | CRS_CFGR_FELIM | CRS_CFGR_SYNCDIV | CRS_CFGR_SYNCSRC | CRS_CFGR_SYNCPOL, in LL_CRS_ConfigSynchronization()
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_ll_crs.h331 MODIFY_REG(CRS->CFGR, CRS_CFGR_FELIM, Value << CRS_CFGR_FELIM_Pos); in LL_CRS_SetFreqErrorLimit()
341 return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_FELIM) >> CRS_CFGR_FELIM_Pos); in LL_CRS_GetFreqErrorLimit()
460 … CRS_CFGR_RELOAD | CRS_CFGR_FELIM | CRS_CFGR_SYNCDIV | CRS_CFGR_SYNCSRC | CRS_CFGR_SYNCPOL, in LL_CRS_ConfigSynchronization()
Dstm32h7rsxx_hal_rcc_ex.h1971 #define IS_RCC_CRS_ERRORLIMIT(__VALUE__) ((__VALUE__) <= (CRS_CFGR_FELIM >> CRS_CFGR_FELIM_Pos))
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_ll_crs.h335 MODIFY_REG(CRS->CFGR, CRS_CFGR_FELIM, Value << CRS_CFGR_FELIM_Pos); in LL_CRS_SetFreqErrorLimit()
345 return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_FELIM) >> CRS_CFGR_FELIM_Pos); in LL_CRS_GetFreqErrorLimit()
459 … CRS_CFGR_RELOAD | CRS_CFGR_FELIM | CRS_CFGR_SYNCDIV | CRS_CFGR_SYNCSRC | CRS_CFGR_SYNCPOL, in LL_CRS_ConfigSynchronization()
/hal_stm32-latest/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_ll_crs.h330 MODIFY_REG(CRS->CFGR, CRS_CFGR_FELIM, Value << CRS_CFGR_FELIM_Pos); in LL_CRS_SetFreqErrorLimit()
340 return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_FELIM) >> CRS_CFGR_FELIM_Pos); in LL_CRS_GetFreqErrorLimit()
454 … CRS_CFGR_RELOAD | CRS_CFGR_FELIM | CRS_CFGR_SYNCDIV | CRS_CFGR_SYNCSRC | CRS_CFGR_SYNCPOL, in LL_CRS_ConfigSynchronization()
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_crs.h330 MODIFY_REG(CRS->CFGR, CRS_CFGR_FELIM, Value << CRS_CFGR_FELIM_Pos); in LL_CRS_SetFreqErrorLimit()
340 return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_FELIM) >> CRS_CFGR_FELIM_Pos); in LL_CRS_GetFreqErrorLimit()
454 … CRS_CFGR_RELOAD | CRS_CFGR_FELIM | CRS_CFGR_SYNCDIV | CRS_CFGR_SYNCSRC | CRS_CFGR_SYNCPOL, in LL_CRS_ConfigSynchronization()
/hal_stm32-latest/stm32cube/stm32u0xx/drivers/include/
Dstm32u0xx_ll_crs.h345 MODIFY_REG(CRS->CFGR, CRS_CFGR_FELIM, Value << CRS_POSITION_FELIM); in LL_CRS_SetFreqErrorLimit()
355 return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_FELIM) >> CRS_POSITION_FELIM); in LL_CRS_GetFreqErrorLimit()
471 … CRS_CFGR_RELOAD | CRS_CFGR_FELIM | CRS_CFGR_SYNCDIV | CRS_CFGR_SYNCSRC | CRS_CFGR_SYNCPOL, in LL_CRS_ConfigSynchronization()
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_crs.h329 MODIFY_REG(CRS->CFGR, CRS_CFGR_FELIM, Value << CRS_CFGR_FELIM_Pos); in LL_CRS_SetFreqErrorLimit()
339 return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_FELIM) >> CRS_CFGR_FELIM_Pos); in LL_CRS_GetFreqErrorLimit()
454 … CRS_CFGR_RELOAD | CRS_CFGR_FELIM | CRS_CFGR_SYNCDIV | CRS_CFGR_SYNCSRC | CRS_CFGR_SYNCPOL, in LL_CRS_ConfigSynchronization()
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l052xx.h1193 #define CRS_CFGR_FELIM CRS_CFGR_FELIM_Msk /* Frequency error l… macro
Dstm32l062xx.h1321 #define CRS_CFGR_FELIM CRS_CFGR_FELIM_Msk /* Frequency error l… macro
Dstm32l053xx.h1215 #define CRS_CFGR_FELIM CRS_CFGR_FELIM_Msk /* Frequency error l… macro
Dstm32l072xx.h1220 #define CRS_CFGR_FELIM CRS_CFGR_FELIM_Msk /* Frequency error l… macro
Dstm32l073xx.h1242 #define CRS_CFGR_FELIM CRS_CFGR_FELIM_Msk /* Frequency error l… macro
Dstm32l083xx.h1370 #define CRS_CFGR_FELIM CRS_CFGR_FELIM_Msk /* Frequency error l… macro
Dstm32l063xx.h1343 #define CRS_CFGR_FELIM CRS_CFGR_FELIM_Msk /* Frequency error l… macro
Dstm32l082xx.h1348 #define CRS_CFGR_FELIM CRS_CFGR_FELIM_Msk /* Frequency error l… macro
/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f071xb.h1351 #define CRS_CFGR_FELIM CRS_CFGR_FELIM_Msk /* Frequency error l… macro
Dstm32f042x6.h4899 #define CRS_CFGR_FELIM CRS_CFGR_FELIM_Msk /* Frequency error l… macro
/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c071xx.h1523 #define CRS_CFGR_FELIM CRS_CFGR_FELIM_Msk /*!< Frequency error… macro

123456