Home
last modified time | relevance | path

Searched refs:AWD3TR (Results 1 – 25 of 51) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32wbaxx/drivers/src/
Dstm32wbaxx_ll_adc.c407 MODIFY_REG(ADCx->AWD3TR, ADC_AWD3TR_LT3 | ADC_AWD3TR_HT3, ADC_AWD3TR_HT3); in LL_ADC_DeInit()
Dstm32wbaxx_hal_adc.c837 hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3); in HAL_ADC_DeInit()
/hal_stm32-latest/stm32cube/stm32u0xx/drivers/src/
Dstm32u0xx_ll_adc.c419 MODIFY_REG(ADCx->AWD3TR, ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3, ADC_AWD3TR_HT3); in LL_ADC_DeInit()
Dstm32u0xx_hal_adc.c815 hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3); in HAL_ADC_DeInit()
/hal_stm32-latest/stm32cube/stm32wlxx/drivers/src/
Dstm32wlxx_ll_adc.c420 MODIFY_REG(ADCx->AWD3TR, ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3, ADC_AWD3TR_HT3); in LL_ADC_DeInit()
Dstm32wlxx_hal_adc.c804 hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3); in HAL_ADC_DeInit()
/hal_stm32-latest/stm32cube/stm32c0xx/drivers/src/
Dstm32c0xx_ll_adc.c438 MODIFY_REG(ADCx->AWD3TR, ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3, ADC_AWD3TR_HT3); in LL_ADC_DeInit()
Dstm32c0xx_hal_adc.c820 hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3); in HAL_ADC_DeInit()
/hal_stm32-latest/stm32cube/stm32g0xx/drivers/src/
Dstm32g0xx_ll_adc.c448 MODIFY_REG(ADCx->AWD3TR, ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3, ADC_AWD3TR_HT3); in LL_ADC_DeInit()
Dstm32g0xx_hal_adc.c811 hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3); in HAL_ADC_DeInit()
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_ll_adc.c769 MODIFY_REG(pADCx->AWD3TR, ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3, ADC_AWD3TR_HT3); in LL_ADC_DeInit()
/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h129 …__IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x… member
147 #define TR3 AWD3TR
Dstm32c031xx.h129 …__IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x… member
147 #define TR3 AWD3TR
Dstm32c071xx.h134 …__IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x… member
152 #define TR3 AWD3TR
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h131 …__IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x… member
149 #define TR3 AWD3TR
Dstm32g050xx.h134 …__IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x… member
152 #define TR3 AWD3TR
Dstm32g070xx.h135 …__IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x… member
153 #define TR3 AWD3TR
Dstm32g031xx.h136 …__IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x… member
154 #define TR3 AWD3TR
Dstm32g041xx.h137 …__IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x… member
155 #define TR3 AWD3TR
Dstm32g051xx.h137 …__IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x… member
155 #define TR3 AWD3TR
Dstm32g061xx.h138 …__IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x… member
156 #define TR3 AWD3TR
Dstm32g071xx.h139 …__IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x… member
157 #define TR3 AWD3TR
Dstm32g081xx.h140 …__IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x… member
158 #define TR3 AWD3TR
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h178 …__IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x… member
196 #define TR3 AWD3TR
Dstm32wle5xx.h178 …__IO uint32_t AWD3TR; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x… member
196 #define TR3 AWD3TR

123