Home
last modified time | relevance | path

Searched refs:ADC_CFGR1_DISCEN_Pos (Results 1 – 25 of 84) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_hal_adc_ex.h712 …EG_DISCONTINUOUS(__REG_DISCONTINUOUS_MODE__) ((__REG_DISCONTINUOUS_MODE__) << ADC_CFGR1_DISCEN_Pos)
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_adc_ex.h593 …EG_DISCONTINUOUS(__REG_DISCONTINUOUS_MODE__) ((__REG_DISCONTINUOUS_MODE__) << ADC_CFGR1_DISCEN_Pos)
/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f030x6.h665 #define ADC_CFGR1_DISCEN_Pos (16U) macro
666 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
Dstm32f030x8.h681 #define ADC_CFGR1_DISCEN_Pos (16U) macro
682 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
Dstm32f070x6.h710 #define ADC_CFGR1_DISCEN_Pos (16U) macro
711 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
Dstm32f031x6.h675 #define ADC_CFGR1_DISCEN_Pos (16U) macro
676 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
Dstm32f030xc.h697 #define ADC_CFGR1_DISCEN_Pos (16U) macro
698 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
Dstm32f038xx.h674 #define ADC_CFGR1_DISCEN_Pos (16U) macro
675 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
Dstm32f070xb.h733 #define ADC_CFGR1_DISCEN_Pos (16U) macro
734 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
Dstm32f058xx.h780 #define ADC_CFGR1_DISCEN_Pos (16U) macro
781 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
Dstm32f051x8.h781 #define ADC_CFGR1_DISCEN_Pos (16U) macro
782 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l041xx.h726 #define ADC_CFGR1_DISCEN_Pos (16U) macro
727 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
Dstm32l010x8.h684 #define ADC_CFGR1_DISCEN_Pos (16U) macro
685 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
Dstm32l010xb.h689 #define ADC_CFGR1_DISCEN_Pos (16U) macro
690 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
Dstm32l011xx.h696 #define ADC_CFGR1_DISCEN_Pos (16U) macro
697 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
Dstm32l021xx.h717 #define ADC_CFGR1_DISCEN_Pos (16U) macro
718 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
Dstm32l031xx.h705 #define ADC_CFGR1_DISCEN_Pos (16U) macro
706 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
Dstm32l051xx.h740 #define ADC_CFGR1_DISCEN_Pos (16U) macro
741 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
Dstm32l010x4.h676 #define ADC_CFGR1_DISCEN_Pos (16U) macro
677 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
Dstm32l010x6.h682 #define ADC_CFGR1_DISCEN_Pos (16U) macro
683 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
Dstm32l081xx.h783 #define ADC_CFGR1_DISCEN_Pos (16U) macro
784 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
Dstm32l071xx.h762 #define ADC_CFGR1_DISCEN_Pos (16U) macro
763 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
Dstm32l052xx.h849 #define ADC_CFGR1_DISCEN_Pos (16U) macro
850 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h786 #define ADC_CFGR1_DISCEN_Pos (16U) macro
787 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */
Dstm32c031xx.h790 #define ADC_CFGR1_DISCEN_Pos (16U) macro
791 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */

1234