Home
last modified time | relevance | path

Searched refs:ADC4_PWRR_VREFSECSMP (Results 1 – 14 of 14) sorted by relevance

/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_adc.h811 #define ADC_VREF_PPROT_VREFSECSMP (ADC4_PWRR_VREFSECSMP) /*!< VREF+ pro…
812 #define ADC_VREF_PPROT_VREF_VREFSECSMP (ADC4_PWRR_VREFPROT | ADC4_PWRR_VREFSECSMP) /*!< Both VREF…
Dstm32u5xx_ll_adc.h1084 #define LL_ADC_VREF_PROT_SECOND_SAMP_ENABLE (ADC4_PWRR_VREFPROT | ADC4_PWRR_VREFSECSMP) /*!< ADC …
5392 MODIFY_REG(ADCx->PWRR, ADC4_PWRR_VREFPROT | ADC4_PWRR_VREFSECSMP, VrefProtection); in LL_ADC_SetVrefProtection()
5407 return (uint32_t)(READ_BIT(ADCx->PWRR, ADC4_PWRR_VREFPROT | ADC4_PWRR_VREFSECSMP)); in LL_ADC_GetVrefProtection()
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h3810 #define ADC4_PWRR_VREFSECSMP ADC4_PWRR_VREFSECSMP_Msk /*!< ADC Vref Secon… macro
3824 #define ADC4_PW_VREFSECSMP ADC4_PWRR_VREFSECSMP
Dstm32u535xx.h3646 #define ADC4_PWRR_VREFSECSMP ADC4_PWRR_VREFSECSMP_Msk /*!< ADC Vref Secon… macro
3660 #define ADC4_PW_VREFSECSMP ADC4_PWRR_VREFSECSMP
Dstm32u575xx.h4048 #define ADC4_PWRR_VREFSECSMP ADC4_PWRR_VREFSECSMP_Msk /*!< ADC Vref Secon… macro
4062 #define ADC4_PW_VREFSECSMP ADC4_PWRR_VREFSECSMP
Dstm32u585xx.h4261 #define ADC4_PWRR_VREFSECSMP ADC4_PWRR_VREFSECSMP_Msk /*!< ADC Vref Secon… macro
4275 #define ADC4_PW_VREFSECSMP ADC4_PWRR_VREFSECSMP
Dstm32u595xx.h4183 #define ADC4_PWRR_VREFSECSMP ADC4_PWRR_VREFSECSMP_Msk /*!< ADC Vref Secon… macro
4197 #define ADC4_PW_VREFSECSMP ADC4_PWRR_VREFSECSMP
Dstm32u5a5xx.h4396 #define ADC4_PWRR_VREFSECSMP ADC4_PWRR_VREFSECSMP_Msk /*!< ADC Vref Secon… macro
4410 #define ADC4_PW_VREFSECSMP ADC4_PWRR_VREFSECSMP
Dstm32u5f7xx.h4479 #define ADC4_PWRR_VREFSECSMP ADC4_PWRR_VREFSECSMP_Msk /*!< ADC Vref Secon… macro
4493 #define ADC4_PW_VREFSECSMP ADC4_PWRR_VREFSECSMP
Dstm32u599xx.h4471 #define ADC4_PWRR_VREFSECSMP ADC4_PWRR_VREFSECSMP_Msk /*!< ADC Vref Secon… macro
4485 #define ADC4_PW_VREFSECSMP ADC4_PWRR_VREFSECSMP
Dstm32u5g7xx.h4692 #define ADC4_PWRR_VREFSECSMP ADC4_PWRR_VREFSECSMP_Msk /*!< ADC Vref Secon… macro
4706 #define ADC4_PW_VREFSECSMP ADC4_PWRR_VREFSECSMP
Dstm32u5f9xx.h4599 #define ADC4_PWRR_VREFSECSMP ADC4_PWRR_VREFSECSMP_Msk /*!< ADC Vref Secon… macro
4613 #define ADC4_PW_VREFSECSMP ADC4_PWRR_VREFSECSMP
Dstm32u5a9xx.h4684 #define ADC4_PWRR_VREFSECSMP ADC4_PWRR_VREFSECSMP_Msk /*!< ADC Vref Secon… macro
4698 #define ADC4_PW_VREFSECSMP ADC4_PWRR_VREFSECSMP
Dstm32u5g9xx.h4812 #define ADC4_PWRR_VREFSECSMP ADC4_PWRR_VREFSECSMP_Msk /*!< ADC Vref Secon… macro
4826 #define ADC4_PW_VREFSECSMP ADC4_PWRR_VREFSECSMP