Home
last modified time | relevance | path

Searched refs:ADC12_CCR_MDMA_Pos (Results 1 – 9 of 9) sorted by relevance

/hal_stm32-latest/stm32cube/stm32f3xx/soc/
Dstm32f328xx.h1856 #define ADC12_CCR_MDMA_Pos (14U) macro
1857 #define ADC12_CCR_MDMA_Msk (0x3UL << ADC12_CCR_MDMA_Pos) /*!< 0x0000C000 */
1859 #define ADC12_CCR_MDMA_0 (0x1UL << ADC12_CCR_MDMA_Pos) /*!< 0x00004000 */
1860 #define ADC12_CCR_MDMA_1 (0x2UL << ADC12_CCR_MDMA_Pos) /*!< 0x00008000 */
Dstm32f302xc.h1940 #define ADC12_CCR_MDMA_Pos (14U) macro
1941 #define ADC12_CCR_MDMA_Msk (0x3UL << ADC12_CCR_MDMA_Pos) /*!< 0x0000C000 */
1943 #define ADC12_CCR_MDMA_0 (0x1UL << ADC12_CCR_MDMA_Pos) /*!< 0x00004000 */
1944 #define ADC12_CCR_MDMA_1 (0x2UL << ADC12_CCR_MDMA_Pos) /*!< 0x00008000 */
Dstm32f303x8.h1857 #define ADC12_CCR_MDMA_Pos (14U) macro
1858 #define ADC12_CCR_MDMA_Msk (0x3UL << ADC12_CCR_MDMA_Pos) /*!< 0x0000C000 */
1860 #define ADC12_CCR_MDMA_0 (0x1UL << ADC12_CCR_MDMA_Pos) /*!< 0x00004000 */
1861 #define ADC12_CCR_MDMA_1 (0x2UL << ADC12_CCR_MDMA_Pos) /*!< 0x00008000 */
Dstm32f358xx.h1998 #define ADC12_CCR_MDMA_Pos (14U) macro
1999 #define ADC12_CCR_MDMA_Msk (0x3UL << ADC12_CCR_MDMA_Pos) /*!< 0x0000C000 */
2001 #define ADC12_CCR_MDMA_0 (0x1UL << ADC12_CCR_MDMA_Pos) /*!< 0x00004000 */
2002 #define ADC12_CCR_MDMA_1 (0x2UL << ADC12_CCR_MDMA_Pos) /*!< 0x00008000 */
Dstm32f303xc.h2040 #define ADC12_CCR_MDMA_Pos (14U) macro
2041 #define ADC12_CCR_MDMA_Msk (0x3UL << ADC12_CCR_MDMA_Pos) /*!< 0x0000C000 */
2043 #define ADC12_CCR_MDMA_0 (0x1UL << ADC12_CCR_MDMA_Pos) /*!< 0x00004000 */
2044 #define ADC12_CCR_MDMA_1 (0x2UL << ADC12_CCR_MDMA_Pos) /*!< 0x00008000 */
Dstm32f302xe.h2031 #define ADC12_CCR_MDMA_Pos (14U) macro
2032 #define ADC12_CCR_MDMA_Msk (0x3UL << ADC12_CCR_MDMA_Pos) /*!< 0x0000C000 */
2034 #define ADC12_CCR_MDMA_0 (0x1UL << ADC12_CCR_MDMA_Pos) /*!< 0x00004000 */
2035 #define ADC12_CCR_MDMA_1 (0x2UL << ADC12_CCR_MDMA_Pos) /*!< 0x00008000 */
Dstm32f303xe.h2151 #define ADC12_CCR_MDMA_Pos (14U) macro
2152 #define ADC12_CCR_MDMA_Msk (0x3UL << ADC12_CCR_MDMA_Pos) /*!< 0x0000C000 */
2154 #define ADC12_CCR_MDMA_0 (0x1UL << ADC12_CCR_MDMA_Pos) /*!< 0x00004000 */
2155 #define ADC12_CCR_MDMA_1 (0x2UL << ADC12_CCR_MDMA_Pos) /*!< 0x00008000 */
Dstm32f398xx.h2107 #define ADC12_CCR_MDMA_Pos (14U) macro
2108 #define ADC12_CCR_MDMA_Msk (0x3UL << ADC12_CCR_MDMA_Pos) /*!< 0x0000C000 */
2110 #define ADC12_CCR_MDMA_0 (0x1UL << ADC12_CCR_MDMA_Pos) /*!< 0x00004000 */
2111 #define ADC12_CCR_MDMA_1 (0x2UL << ADC12_CCR_MDMA_Pos) /*!< 0x00008000 */
Dstm32f334x8.h2042 #define ADC12_CCR_MDMA_Pos (14U) macro
2043 #define ADC12_CCR_MDMA_Msk (0x3UL << ADC12_CCR_MDMA_Pos) /*!< 0x0000C000 */
2045 #define ADC12_CCR_MDMA_0 (0x1UL << ADC12_CCR_MDMA_Pos) /*!< 0x00004000 */
2046 #define ADC12_CCR_MDMA_1 (0x2UL << ADC12_CCR_MDMA_Pos) /*!< 0x00008000 */