Home
last modified time | relevance | path

Searched refs:tmpccmr3 (Results 1 – 15 of 15) sorted by relevance

/hal_stm32-3.7.0/stm32cube/stm32l5xx/drivers/src/
Dstm32l5xx_ll_tim.c1094 uint32_t tmpccmr3; in OC5Config() local
1112 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC5Config()
1115 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode); in OC5Config()
1134 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC5Config()
1155 uint32_t tmpccmr3; in OC6Config() local
1173 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC6Config()
1176 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U); in OC6Config()
1194 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC6Config()
/hal_stm32-3.7.0/stm32cube/stm32wlxx/drivers/src/
Dstm32wlxx_ll_tim.c1063 uint32_t tmpccmr3; in OC5Config() local
1081 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC5Config()
1084 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode); in OC5Config()
1103 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC5Config()
1124 uint32_t tmpccmr3; in OC6Config() local
1142 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC6Config()
1145 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U); in OC6Config()
1163 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC6Config()
/hal_stm32-3.7.0/stm32cube/stm32wbaxx/drivers/src/
Dstm32wbaxx_ll_tim.c1088 uint32_t tmpccmr3; in OC5Config() local
1106 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC5Config()
1109 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode); in OC5Config()
1128 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC5Config()
1149 uint32_t tmpccmr3; in OC6Config() local
1167 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC6Config()
1170 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U); in OC6Config()
1188 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC6Config()
/hal_stm32-3.7.0/stm32cube/stm32wbxx/drivers/src/
Dstm32wbxx_ll_tim.c1063 uint32_t tmpccmr3; in OC5Config() local
1081 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC5Config()
1084 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode); in OC5Config()
1103 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC5Config()
1124 uint32_t tmpccmr3; in OC6Config() local
1142 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC6Config()
1145 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U); in OC6Config()
1163 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC6Config()
/hal_stm32-3.7.0/stm32cube/stm32c0xx/drivers/src/
Dstm32c0xx_ll_tim.c1074 uint32_t tmpccmr3; in OC5Config() local
1092 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC5Config()
1095 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode); in OC5Config()
1114 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC5Config()
1135 uint32_t tmpccmr3; in OC6Config() local
1153 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC6Config()
1156 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U); in OC6Config()
1174 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC6Config()
/hal_stm32-3.7.0/stm32cube/stm32f7xx/drivers/src/
Dstm32f7xx_ll_tim.c1121 uint32_t tmpccmr3; in OC5Config() local
1139 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC5Config()
1142 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode); in OC5Config()
1161 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC5Config()
1182 uint32_t tmpccmr3; in OC6Config() local
1200 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC6Config()
1203 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U); in OC6Config()
1221 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC6Config()
/hal_stm32-3.7.0/stm32cube/stm32l4xx/drivers/src/
Dstm32l4xx_ll_tim.c1097 uint32_t tmpccmr3; in OC5Config() local
1115 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC5Config()
1118 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode); in OC5Config()
1137 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC5Config()
1158 uint32_t tmpccmr3; in OC6Config() local
1176 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC6Config()
1179 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U); in OC6Config()
1197 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC6Config()
/hal_stm32-3.7.0/stm32cube/stm32g0xx/drivers/src/
Dstm32g0xx_ll_tim.c1103 uint32_t tmpccmr3; in OC5Config() local
1121 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC5Config()
1124 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode); in OC5Config()
1143 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC5Config()
1164 uint32_t tmpccmr3; in OC6Config() local
1182 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC6Config()
1185 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U); in OC6Config()
1203 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC6Config()
/hal_stm32-3.7.0/stm32cube/stm32h7rsxx/drivers/src/
Dstm32h7rsxx_ll_tim.c1129 uint32_t tmpccmr3; in OC5Config() local
1147 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC5Config()
1150 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode); in OC5Config()
1169 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC5Config()
1190 uint32_t tmpccmr3; in OC6Config() local
1208 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC6Config()
1211 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U); in OC6Config()
1229 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC6Config()
/hal_stm32-3.7.0/stm32cube/stm32f3xx/drivers/src/
Dstm32f3xx_ll_tim.c1193 uint32_t tmpccmr3; in OC5Config() local
1211 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC5Config()
1214 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode); in OC5Config()
1233 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC5Config()
1257 uint32_t tmpccmr3; in OC6Config() local
1275 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC6Config()
1278 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U); in OC6Config()
1296 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC6Config()
/hal_stm32-3.7.0/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_ll_tim.c1151 uint32_t tmpccmr3; in OC5Config() local
1169 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC5Config()
1172 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode); in OC5Config()
1191 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC5Config()
1212 uint32_t tmpccmr3; in OC6Config() local
1230 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC6Config()
1233 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U); in OC6Config()
1251 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC6Config()
/hal_stm32-3.7.0/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_ll_tim.c1125 uint32_t tmpccmr3; in OC5Config() local
1143 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC5Config()
1146 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode); in OC5Config()
1165 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC5Config()
1186 uint32_t tmpccmr3; in OC6Config() local
1204 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC6Config()
1207 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U); in OC6Config()
1225 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC6Config()
/hal_stm32-3.7.0/stm32cube/stm32g4xx/drivers/src/
Dstm32g4xx_ll_tim.c1123 uint32_t tmpccmr3; in OC5Config() local
1141 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC5Config()
1144 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode); in OC5Config()
1163 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC5Config()
1184 uint32_t tmpccmr3; in OC6Config() local
1202 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC6Config()
1205 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U); in OC6Config()
1223 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC6Config()
/hal_stm32-3.7.0/stm32cube/stm32mp1xx/drivers/src/
Dstm32mp1xx_ll_tim.c1133 uint32_t tmpccmr3; in OC5Config() local
1151 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC5Config()
1154 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode); in OC5Config()
1173 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC5Config()
1194 uint32_t tmpccmr3; in OC6Config() local
1212 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC6Config()
1215 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U); in OC6Config()
1233 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC6Config()
/hal_stm32-3.7.0/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_ll_tim.c1160 uint32_t tmpccmr3; in OC5Config() local
1178 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC5Config()
1181 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode); in OC5Config()
1200 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC5Config()
1221 uint32_t tmpccmr3; in OC6Config() local
1239 tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); in OC6Config()
1242 MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U); in OC6Config()
1260 LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); in OC6Config()