/hal_stm32-3.7.0/stm32cube/stm32f0xx/soc/ |
D | stm32f058xx.h | 5862 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 5863 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32f051x8.h | 5893 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 5894 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32f071xb.h | 6446 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 6447 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32f048xx.h | 9632 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 9633 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32f042x6.h | 9668 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 9669 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32f072xb.h | 10243 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 10244 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32f078xx.h | 10213 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 10214 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32f091xc.h | 10900 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 10901 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32f098xx.h | 10867 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 10868 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
/hal_stm32-3.7.0/stm32cube/stm32l0xx/soc/ |
D | stm32l062xx.h | 6556 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 6557 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32l053xx.h | 6578 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 6579 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32l052xx.h | 6419 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 6420 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32l073xx.h | 6874 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 6875 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32l082xx.h | 6852 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 6853 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32l083xx.h | 7011 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 7012 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32l063xx.h | 6713 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 6714 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32l072xx.h | 6715 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 6716 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
/hal_stm32-3.7.0/stm32cube/stm32f3xx/soc/ |
D | stm32f301x8.h | 7680 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 7681 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32f318xx.h | 7667 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 7668 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32f373xc.h | 10858 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 10859 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32f378xx.h | 10756 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 10757 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32f302x8.h | 11311 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 11312 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32f302xc.h | 11593 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 11594 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32f303x8.h | 11173 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 11174 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|
D | stm32f358xx.h | 12160 #define TSC_IOCCR_G8_IO4_Pos (31U) macro 12161 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */
|