1 /** 2 ****************************************************************************** 3 * @file stm32l052xx.h 4 * @author MCD Application Team 5 * @brief CMSIS Cortex-M0+ Device Peripheral Access Layer Header File. 6 * This file contains all the peripheral register's definitions, bits 7 * definitions and memory mapping for stm32l052xx devices. 8 * 9 * This file contains: 10 * - Data structures and the address mapping for all peripherals 11 * - Peripheral's registers declarations and bits definition 12 * - Macros to access peripheral's registers hardware 13 * 14 ****************************************************************************** 15 * @attention 16 * 17 * Copyright (c) 2016 STMicroelectronics. 18 * All rights reserved. 19 * 20 * This software is licensed under terms that can be found in the LICENSE file 21 * in the root directory of this software component. 22 * If no LICENSE file comes with this software, it is provided AS-IS. 23 * 24 ****************************************************************************** 25 */ 26 27 /** @addtogroup CMSIS 28 * @{ 29 */ 30 31 /** @addtogroup stm32l052xx 32 * @{ 33 */ 34 35 #ifndef __STM32L052xx_H 36 #define __STM32L052xx_H 37 38 #ifdef __cplusplus 39 extern "C" { 40 #endif 41 42 43 /** @addtogroup Configuration_section_for_CMSIS 44 * @{ 45 */ 46 /** 47 * @brief Configuration of the Cortex-M0+ Processor and Core Peripherals 48 */ 49 #define __CM0PLUS_REV 0U /*!< Core Revision r0p0 */ 50 #define __MPU_PRESENT 1U /*!< STM32L0xx provides an MPU */ 51 #define __VTOR_PRESENT 1U /*!< Vector Table Register supported */ 52 #define __NVIC_PRIO_BITS 2U /*!< STM32L0xx uses 2 Bits for the Priority Levels */ 53 #define __Vendor_SysTickConfig 0U /*!< Set to 1 if different SysTick Config is used */ 54 55 /** 56 * @} 57 */ 58 59 /** @addtogroup Peripheral_interrupt_number_definition 60 * @{ 61 */ 62 63 /** 64 * @brief stm32l052xx Interrupt Number Definition, according to the selected device 65 * in @ref Library_configuration_section 66 */ 67 68 /*!< Interrupt Number Definition */ 69 typedef enum 70 { 71 /****** Cortex-M0 Processor Exceptions Numbers ******************************************************/ 72 NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */ 73 HardFault_IRQn = -13, /*!< 3 Cortex-M0+ Hard Fault Interrupt */ 74 SVCall_IRQn = -5, /*!< 11 Cortex-M0+ SV Call Interrupt */ 75 PendSV_IRQn = -2, /*!< 14 Cortex-M0+ Pend SV Interrupt */ 76 SysTick_IRQn = -1, /*!< 15 Cortex-M0+ System Tick Interrupt */ 77 78 /****** STM32L-0 specific Interrupt Numbers *********************************************************/ 79 WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ 80 PVD_IRQn = 1, /*!< PVD through EXTI Line detect Interrupt */ 81 RTC_IRQn = 2, /*!< RTC through EXTI Line Interrupt */ 82 FLASH_IRQn = 3, /*!< FLASH Interrupt */ 83 RCC_CRS_IRQn = 4, /*!< RCC and CRS Interrupts */ 84 EXTI0_1_IRQn = 5, /*!< EXTI Line 0 and 1 Interrupts */ 85 EXTI2_3_IRQn = 6, /*!< EXTI Line 2 and 3 Interrupts */ 86 EXTI4_15_IRQn = 7, /*!< EXTI Line 4 to 15 Interrupts */ 87 TSC_IRQn = 8, /*!< TSC Interrupt */ 88 DMA1_Channel1_IRQn = 9, /*!< DMA1 Channel 1 Interrupt */ 89 DMA1_Channel2_3_IRQn = 10, /*!< DMA1 Channel 2 and Channel 3 Interrupts */ 90 DMA1_Channel4_5_6_7_IRQn = 11, /*!< DMA1 Channel 4, Channel 5, Channel 6 and Channel 7 Interrupts */ 91 ADC1_COMP_IRQn = 12, /*!< ADC1, COMP1 and COMP2 Interrupts */ 92 LPTIM1_IRQn = 13, /*!< LPTIM1 Interrupt */ 93 TIM2_IRQn = 15, /*!< TIM2 Interrupt */ 94 TIM6_DAC_IRQn = 17, /*!< TIM6 and DAC Interrupts */ 95 TIM21_IRQn = 20, /*!< TIM21 Interrupt */ 96 TIM22_IRQn = 22, /*!< TIM22 Interrupt */ 97 I2C1_IRQn = 23, /*!< I2C1 Interrupt */ 98 I2C2_IRQn = 24, /*!< I2C2 Interrupt */ 99 SPI1_IRQn = 25, /*!< SPI1 Interrupt */ 100 SPI2_IRQn = 26, /*!< SPI2 Interrupt */ 101 USART1_IRQn = 27, /*!< USART1 Interrupt */ 102 USART2_IRQn = 28, /*!< USART2 Interrupt */ 103 RNG_LPUART1_IRQn = 29, /*!< RNG and LPUART1 Interrupts */ 104 USB_IRQn = 31, /*!< USB global Interrupt */ 105 } IRQn_Type; 106 107 /** 108 * @} 109 */ 110 111 #include "core_cm0plus.h" 112 #include "system_stm32l0xx.h" 113 #include <stdint.h> 114 115 /** @addtogroup Peripheral_registers_structures 116 * @{ 117 */ 118 119 /** 120 * @brief Analog to Digital Converter 121 */ 122 123 typedef struct 124 { 125 __IO uint32_t ISR; /*!< ADC Interrupt and Status register, Address offset:0x00 */ 126 __IO uint32_t IER; /*!< ADC Interrupt Enable register, Address offset:0x04 */ 127 __IO uint32_t CR; /*!< ADC Control register, Address offset:0x08 */ 128 __IO uint32_t CFGR1; /*!< ADC Configuration register 1, Address offset:0x0C */ 129 __IO uint32_t CFGR2; /*!< ADC Configuration register 2, Address offset:0x10 */ 130 __IO uint32_t SMPR; /*!< ADC Sampling time register, Address offset:0x14 */ 131 uint32_t RESERVED1; /*!< Reserved, 0x18 */ 132 uint32_t RESERVED2; /*!< Reserved, 0x1C */ 133 __IO uint32_t TR; /*!< ADC watchdog threshold register, Address offset:0x20 */ 134 uint32_t RESERVED3; /*!< Reserved, 0x24 */ 135 __IO uint32_t CHSELR; /*!< ADC channel selection register, Address offset:0x28 */ 136 uint32_t RESERVED4[5]; /*!< Reserved, 0x2C */ 137 __IO uint32_t DR; /*!< ADC data register, Address offset:0x40 */ 138 uint32_t RESERVED5[28]; /*!< Reserved, 0x44 - 0xB0 */ 139 __IO uint32_t CALFACT; /*!< ADC data register, Address offset:0xB4 */ 140 } ADC_TypeDef; 141 142 typedef struct 143 { 144 __IO uint32_t CCR; 145 } ADC_Common_TypeDef; 146 147 148 /** 149 * @brief Comparator 150 */ 151 152 typedef struct 153 { 154 __IO uint32_t CSR; /*!< COMP comparator control and status register, Address offset: 0x18 */ 155 } COMP_TypeDef; 156 157 typedef struct 158 { 159 __IO uint32_t CSR; /*!< COMP control and status register, used for bits common to several COMP instances, Address offset: 0x00 */ 160 } COMP_Common_TypeDef; 161 162 163 /** 164 * @brief CRC calculation unit 165 */ 166 167 typedef struct 168 { 169 __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ 170 __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ 171 uint8_t RESERVED0; /*!< Reserved, 0x05 */ 172 uint16_t RESERVED1; /*!< Reserved, 0x06 */ 173 __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ 174 uint32_t RESERVED2; /*!< Reserved, 0x0C */ 175 __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ 176 __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ 177 } CRC_TypeDef; 178 179 /** 180 * @brief Clock Recovery System 181 */ 182 183 typedef struct 184 { 185 __IO uint32_t CR; /*!< CRS ccontrol register, Address offset: 0x00 */ 186 __IO uint32_t CFGR; /*!< CRS configuration register, Address offset: 0x04 */ 187 __IO uint32_t ISR; /*!< CRS interrupt and status register, Address offset: 0x08 */ 188 __IO uint32_t ICR; /*!< CRS interrupt flag clear register, Address offset: 0x0C */ 189 } CRS_TypeDef; 190 191 /** 192 * @brief Digital to Analog Converter 193 */ 194 195 typedef struct 196 { 197 __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */ 198 __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */ 199 __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */ 200 __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */ 201 __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */ 202 uint32_t RESERVED0[6]; /*!< 0x14-0x28 */ 203 __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */ 204 uint32_t RESERVED1; /*!< 0x30 */ 205 __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */ 206 } DAC_TypeDef; 207 208 /** 209 * @brief Debug MCU 210 */ 211 212 typedef struct 213 { 214 __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ 215 __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */ 216 __IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */ 217 __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */ 218 }DBGMCU_TypeDef; 219 220 /** 221 * @brief DMA Controller 222 */ 223 224 typedef struct 225 { 226 __IO uint32_t CCR; /*!< DMA channel x configuration register */ 227 __IO uint32_t CNDTR; /*!< DMA channel x number of data register */ 228 __IO uint32_t CPAR; /*!< DMA channel x peripheral address register */ 229 __IO uint32_t CMAR; /*!< DMA channel x memory address register */ 230 } DMA_Channel_TypeDef; 231 232 typedef struct 233 { 234 __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ 235 __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ 236 } DMA_TypeDef; 237 238 typedef struct 239 { 240 __IO uint32_t CSELR; /*!< DMA channel selection register, Address offset: 0xA8 */ 241 } DMA_Request_TypeDef; 242 243 /** 244 * @brief External Interrupt/Event Controller 245 */ 246 247 typedef struct 248 { 249 __IO uint32_t IMR; /*!<EXTI Interrupt mask register, Address offset: 0x00 */ 250 __IO uint32_t EMR; /*!<EXTI Event mask register, Address offset: 0x04 */ 251 __IO uint32_t RTSR; /*!<EXTI Rising trigger selection register , Address offset: 0x08 */ 252 __IO uint32_t FTSR; /*!<EXTI Falling trigger selection register, Address offset: 0x0C */ 253 __IO uint32_t SWIER; /*!<EXTI Software interrupt event register, Address offset: 0x10 */ 254 __IO uint32_t PR; /*!<EXTI Pending register, Address offset: 0x14 */ 255 }EXTI_TypeDef; 256 257 /** 258 * @brief FLASH Registers 259 */ 260 typedef struct 261 { 262 __IO uint32_t ACR; /*!< Access control register, Address offset: 0x00 */ 263 __IO uint32_t PECR; /*!< Program/erase control register, Address offset: 0x04 */ 264 __IO uint32_t PDKEYR; /*!< Power down key register, Address offset: 0x08 */ 265 __IO uint32_t PEKEYR; /*!< Program/erase key register, Address offset: 0x0c */ 266 __IO uint32_t PRGKEYR; /*!< Program memory key register, Address offset: 0x10 */ 267 __IO uint32_t OPTKEYR; /*!< Option byte key register, Address offset: 0x14 */ 268 __IO uint32_t SR; /*!< Status register, Address offset: 0x18 */ 269 __IO uint32_t OPTR; /*!< Option byte register, Address offset: 0x1c */ 270 __IO uint32_t WRPR; /*!< Write protection register, Address offset: 0x20 */ 271 } FLASH_TypeDef; 272 273 274 /** 275 * @brief Option Bytes Registers 276 */ 277 typedef struct 278 { 279 __IO uint32_t RDP; /*!< Read protection register, Address offset: 0x00 */ 280 __IO uint32_t USER; /*!< user register, Address offset: 0x04 */ 281 __IO uint32_t WRP01; /*!< write protection Bytes 0 and 1 Address offset: 0x08 */ 282 } OB_TypeDef; 283 284 285 /** 286 * @brief General Purpose IO 287 */ 288 289 typedef struct 290 { 291 __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ 292 __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ 293 __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ 294 __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ 295 __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ 296 __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ 297 __IO uint32_t BSRR; /*!< GPIO port bit set/reset registerBSRR, Address offset: 0x18 */ 298 __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ 299 __IO uint32_t AFR[2]; /*!< GPIO alternate function register, Address offset: 0x20-0x24 */ 300 __IO uint32_t BRR; /*!< GPIO bit reset register, Address offset: 0x28 */ 301 }GPIO_TypeDef; 302 303 /** 304 * @brief LPTIMIMER 305 */ 306 typedef struct 307 { 308 __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */ 309 __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */ 310 __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */ 311 __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */ 312 __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */ 313 __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */ 314 __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */ 315 __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */ 316 } LPTIM_TypeDef; 317 318 /** 319 * @brief SysTem Configuration 320 */ 321 322 typedef struct 323 { 324 __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x00 */ 325 __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x04 */ 326 __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration register, Address offset: 0x14-0x08 */ 327 uint32_t RESERVED[2]; /*!< Reserved, 0x18-0x1C */ 328 __IO uint32_t CFGR3; /*!< SYSCFG configuration register 3, Address offset: 0x20 */ 329 } SYSCFG_TypeDef; 330 331 332 333 /** 334 * @brief Inter-integrated Circuit Interface 335 */ 336 337 typedef struct 338 { 339 __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ 340 __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ 341 __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ 342 __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ 343 __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ 344 __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ 345 __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ 346 __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ 347 __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ 348 __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ 349 __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ 350 }I2C_TypeDef; 351 352 353 /** 354 * @brief Independent WATCHDOG 355 */ 356 typedef struct 357 { 358 __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ 359 __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ 360 __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ 361 __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ 362 __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ 363 } IWDG_TypeDef; 364 365 /** 366 * @brief MIFARE Firewall 367 */ 368 typedef struct 369 { 370 __IO uint32_t CSSA; /*!< Code Segment Start Address register, Address offset: 0x00 */ 371 __IO uint32_t CSL; /*!< Code Segment Length register, Address offset: 0x04 */ 372 __IO uint32_t NVDSSA; /*!< NON volatile data Segment Start Address register, Address offset: 0x08 */ 373 __IO uint32_t NVDSL; /*!< NON volatile data Segment Length register, Address offset: 0x0C */ 374 __IO uint32_t VDSSA ; /*!< Volatile data Segment Start Address register, Address offset: 0x10 */ 375 __IO uint32_t VDSL ; /*!< Volatile data Segment Length register, Address offset: 0x14 */ 376 __IO uint32_t LSSA ; /*!< Library Segment Start Address register, Address offset: 0x18 */ 377 __IO uint32_t LSL ; /*!< Library Segment Length register, Address offset: 0x1C */ 378 __IO uint32_t CR ; /*!< Configuration register, Address offset: 0x20 */ 379 380 } FIREWALL_TypeDef; 381 382 /** 383 * @brief Power Control 384 */ 385 typedef struct 386 { 387 __IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */ 388 __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */ 389 } PWR_TypeDef; 390 391 /** 392 * @brief Reset and Clock Control 393 */ 394 typedef struct 395 { 396 __IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */ 397 __IO uint32_t ICSCR; /*!< RCC Internal clock sources calibration register, Address offset: 0x04 */ 398 __IO uint32_t CRRCR; /*!< RCC Clock recovery RC register, Address offset: 0x08 */ 399 __IO uint32_t CFGR; /*!< RCC Clock configuration register, Address offset: 0x0C */ 400 __IO uint32_t CIER; /*!< RCC Clock interrupt enable register, Address offset: 0x10 */ 401 __IO uint32_t CIFR; /*!< RCC Clock interrupt flag register, Address offset: 0x14 */ 402 __IO uint32_t CICR; /*!< RCC Clock interrupt clear register, Address offset: 0x18 */ 403 __IO uint32_t IOPRSTR; /*!< RCC IO port reset register, Address offset: 0x1C */ 404 __IO uint32_t AHBRSTR; /*!< RCC AHB peripheral reset register, Address offset: 0x20 */ 405 __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x24 */ 406 __IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x28 */ 407 __IO uint32_t IOPENR; /*!< RCC Clock IO port enable register, Address offset: 0x2C */ 408 __IO uint32_t AHBENR; /*!< RCC AHB peripheral clock enable register, Address offset: 0x30 */ 409 __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral enable register, Address offset: 0x34 */ 410 __IO uint32_t APB1ENR; /*!< RCC APB1 peripheral enable register, Address offset: 0x38 */ 411 __IO uint32_t IOPSMENR; /*!< RCC IO port clock enable in sleep mode register, Address offset: 0x3C */ 412 __IO uint32_t AHBSMENR; /*!< RCC AHB peripheral clock enable in sleep mode register, Address offset: 0x40 */ 413 __IO uint32_t APB2SMENR; /*!< RCC APB2 peripheral clock enable in sleep mode register, Address offset: 0x44 */ 414 __IO uint32_t APB1SMENR; /*!< RCC APB1 peripheral clock enable in sleep mode register, Address offset: 0x48 */ 415 __IO uint32_t CCIPR; /*!< RCC clock configuration register, Address offset: 0x4C */ 416 __IO uint32_t CSR; /*!< RCC Control/status register, Address offset: 0x50 */ 417 } RCC_TypeDef; 418 419 /** 420 * @brief Random numbers generator 421 */ 422 typedef struct 423 { 424 __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */ 425 __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */ 426 __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */ 427 } RNG_TypeDef; 428 429 /** 430 * @brief Real-Time Clock 431 */ 432 typedef struct 433 { 434 __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ 435 __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ 436 __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */ 437 __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */ 438 __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ 439 __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ 440 uint32_t RESERVED; /*!< Reserved, Address offset: 0x18 */ 441 __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */ 442 __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */ 443 __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ 444 __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */ 445 __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ 446 __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ 447 __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ 448 __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ 449 __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */ 450 __IO uint32_t TAMPCR; /*!< RTC tamper configuration register, Address offset: 0x40 */ 451 __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ 452 __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x48 */ 453 __IO uint32_t OR; /*!< RTC option register, Address offset 0x4C */ 454 __IO uint32_t BKP0R; /*!< RTC backup register 0, Address offset: 0x50 */ 455 __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */ 456 __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */ 457 __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */ 458 __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */ 459 } RTC_TypeDef; 460 461 462 /** 463 * @brief Serial Peripheral Interface 464 */ 465 typedef struct 466 { 467 __IO uint32_t CR1; /*!< SPI Control register 1 (not used in I2S mode), Address offset: 0x00 */ 468 __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ 469 __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ 470 __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ 471 __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */ 472 __IO uint32_t RXCRCR; /*!< SPI Rx CRC register (not used in I2S mode), Address offset: 0x14 */ 473 __IO uint32_t TXCRCR; /*!< SPI Tx CRC register (not used in I2S mode), Address offset: 0x18 */ 474 __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */ 475 __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */ 476 } SPI_TypeDef; 477 478 /** 479 * @brief TIM 480 */ 481 typedef struct 482 { 483 __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ 484 __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ 485 __IO uint32_t SMCR; /*!< TIM slave Mode Control register, Address offset: 0x08 */ 486 __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ 487 __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ 488 __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ 489 __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ 490 __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ 491 __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ 492 __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ 493 __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ 494 __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ 495 uint32_t RESERVED12;/*!< Reserved Address offset: 0x30 */ 496 __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ 497 __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ 498 __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ 499 __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ 500 uint32_t RESERVED17;/*!< Reserved, Address offset: 0x44 */ 501 __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ 502 __IO uint32_t DMAR; /*!< TIM DMA address for full transfer register, Address offset: 0x4C */ 503 __IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */ 504 } TIM_TypeDef; 505 506 /** 507 * @brief Touch Sensing Controller (TSC) 508 */ 509 typedef struct 510 { 511 __IO uint32_t CR; /*!< TSC control register, Address offset: 0x00 */ 512 __IO uint32_t IER; /*!< TSC interrupt enable register, Address offset: 0x04 */ 513 __IO uint32_t ICR; /*!< TSC interrupt clear register, Address offset: 0x08 */ 514 __IO uint32_t ISR; /*!< TSC interrupt status register, Address offset: 0x0C */ 515 __IO uint32_t IOHCR; /*!< TSC I/O hysteresis control register, Address offset: 0x10 */ 516 uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */ 517 __IO uint32_t IOASCR; /*!< TSC I/O analog switch control register, Address offset: 0x18 */ 518 uint32_t RESERVED2; /*!< Reserved, Address offset: 0x1C */ 519 __IO uint32_t IOSCR; /*!< TSC I/O sampling control register, Address offset: 0x20 */ 520 uint32_t RESERVED3; /*!< Reserved, Address offset: 0x24 */ 521 __IO uint32_t IOCCR; /*!< TSC I/O channel control register, Address offset: 0x28 */ 522 uint32_t RESERVED4; /*!< Reserved, Address offset: 0x2C */ 523 __IO uint32_t IOGCSR; /*!< TSC I/O group control status register, Address offset: 0x30 */ 524 __IO uint32_t IOGXCR[8]; /*!< TSC I/O group x counter register, Address offset: 0x34-50 */ 525 } TSC_TypeDef; 526 527 /** 528 * @brief Universal Synchronous Asynchronous Receiver Transmitter 529 */ 530 typedef struct 531 { 532 __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ 533 __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ 534 __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ 535 __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ 536 __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ 537 __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ 538 __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ 539 __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ 540 __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ 541 __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ 542 __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ 543 } USART_TypeDef; 544 545 /** 546 * @brief Window WATCHDOG 547 */ 548 typedef struct 549 { 550 __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ 551 __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ 552 __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ 553 } WWDG_TypeDef; 554 555 /** 556 * @brief Universal Serial Bus Full Speed Device 557 */ 558 typedef struct 559 { 560 __IO uint16_t EP0R; /*!< USB Endpoint 0 register, Address offset: 0x00 */ 561 __IO uint16_t RESERVED0; /*!< Reserved */ 562 __IO uint16_t EP1R; /*!< USB Endpoint 1 register, Address offset: 0x04 */ 563 __IO uint16_t RESERVED1; /*!< Reserved */ 564 __IO uint16_t EP2R; /*!< USB Endpoint 2 register, Address offset: 0x08 */ 565 __IO uint16_t RESERVED2; /*!< Reserved */ 566 __IO uint16_t EP3R; /*!< USB Endpoint 3 register, Address offset: 0x0C */ 567 __IO uint16_t RESERVED3; /*!< Reserved */ 568 __IO uint16_t EP4R; /*!< USB Endpoint 4 register, Address offset: 0x10 */ 569 __IO uint16_t RESERVED4; /*!< Reserved */ 570 __IO uint16_t EP5R; /*!< USB Endpoint 5 register, Address offset: 0x14 */ 571 __IO uint16_t RESERVED5; /*!< Reserved */ 572 __IO uint16_t EP6R; /*!< USB Endpoint 6 register, Address offset: 0x18 */ 573 __IO uint16_t RESERVED6; /*!< Reserved */ 574 __IO uint16_t EP7R; /*!< USB Endpoint 7 register, Address offset: 0x1C */ 575 __IO uint16_t RESERVED7[17]; /*!< Reserved */ 576 __IO uint16_t CNTR; /*!< Control register, Address offset: 0x40 */ 577 __IO uint16_t RESERVED8; /*!< Reserved */ 578 __IO uint16_t ISTR; /*!< Interrupt status register, Address offset: 0x44 */ 579 __IO uint16_t RESERVED9; /*!< Reserved */ 580 __IO uint16_t FNR; /*!< Frame number register, Address offset: 0x48 */ 581 __IO uint16_t RESERVEDA; /*!< Reserved */ 582 __IO uint16_t DADDR; /*!< Device address register, Address offset: 0x4C */ 583 __IO uint16_t RESERVEDB; /*!< Reserved */ 584 __IO uint16_t BTABLE; /*!< Buffer Table address register, Address offset: 0x50 */ 585 __IO uint16_t RESERVEDC; /*!< Reserved */ 586 __IO uint16_t LPMCSR; /*!< LPM Control and Status register, Address offset: 0x54 */ 587 __IO uint16_t RESERVEDD; /*!< Reserved */ 588 __IO uint16_t BCDR; /*!< Battery Charging detector register, Address offset: 0x58 */ 589 __IO uint16_t RESERVEDE; /*!< Reserved */ 590 } USB_TypeDef; 591 592 /** 593 * @} 594 */ 595 596 /** @addtogroup Peripheral_memory_map 597 * @{ 598 */ 599 #define FLASH_BASE (0x08000000UL) /*!< FLASH base address in the alias region */ 600 601 #define DATA_EEPROM_BASE (0x08080000UL) /*!< DATA_EEPROM base address in the alias region */ 602 #define DATA_EEPROM_END (0x080807FFUL) /*!< DATA EEPROM end address in the alias region */ 603 #define SRAM_BASE (0x20000000UL) /*!< SRAM base address in the alias region */ 604 #define SRAM_SIZE_MAX (0x00002000UL) /*!< maximum SRAM size (up to 8KBytes) */ 605 606 #define PERIPH_BASE (0x40000000UL) /*!< Peripheral base address in the alias region */ 607 608 /*!< Peripheral memory map */ 609 #define APBPERIPH_BASE PERIPH_BASE 610 #define AHBPERIPH_BASE (PERIPH_BASE + 0x00020000UL) 611 #define IOPPERIPH_BASE (PERIPH_BASE + 0x10000000UL) 612 613 #define TIM2_BASE (APBPERIPH_BASE + 0x00000000UL) 614 #define TIM6_BASE (APBPERIPH_BASE + 0x00001000UL) 615 #define RTC_BASE (APBPERIPH_BASE + 0x00002800UL) 616 #define WWDG_BASE (APBPERIPH_BASE + 0x00002C00UL) 617 #define IWDG_BASE (APBPERIPH_BASE + 0x00003000UL) 618 #define SPI2_BASE (APBPERIPH_BASE + 0x00003800UL) 619 #define USART2_BASE (APBPERIPH_BASE + 0x00004400UL) 620 #define LPUART1_BASE (APBPERIPH_BASE + 0x00004800UL) 621 #define I2C1_BASE (APBPERIPH_BASE + 0x00005400UL) 622 #define I2C2_BASE (APBPERIPH_BASE + 0x00005800UL) 623 #define CRS_BASE (APBPERIPH_BASE + 0x00006C00UL) 624 #define PWR_BASE (APBPERIPH_BASE + 0x00007000UL) 625 #define DAC_BASE (APBPERIPH_BASE + 0x00007400UL) 626 #define LPTIM1_BASE (APBPERIPH_BASE + 0x00007C00UL) 627 628 #define SYSCFG_BASE (APBPERIPH_BASE + 0x00010000UL) 629 #define COMP1_BASE (APBPERIPH_BASE + 0x00010018UL) 630 #define COMP2_BASE (APBPERIPH_BASE + 0x0001001CUL) 631 #define COMP12_COMMON ((COMP_Common_TypeDef *) COMP1_BASE) 632 #define EXTI_BASE (APBPERIPH_BASE + 0x00010400UL) 633 #define TIM21_BASE (APBPERIPH_BASE + 0x00010800UL) 634 #define TIM22_BASE (APBPERIPH_BASE + 0x00011400UL) 635 #define FIREWALL_BASE (APBPERIPH_BASE + 0x00011C00UL) 636 #define ADC1_BASE (APBPERIPH_BASE + 0x00012400UL) 637 #define ADC_BASE (APBPERIPH_BASE + 0x00012708UL) 638 #define SPI1_BASE (APBPERIPH_BASE + 0x00013000UL) 639 #define USART1_BASE (APBPERIPH_BASE + 0x00013800UL) 640 #define DBGMCU_BASE (APBPERIPH_BASE + 0x00015800UL) 641 642 #define DMA1_BASE (AHBPERIPH_BASE + 0x00000000UL) 643 #define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008UL) 644 #define DMA1_Channel2_BASE (DMA1_BASE + 0x0000001CUL) 645 #define DMA1_Channel3_BASE (DMA1_BASE + 0x00000030UL) 646 #define DMA1_Channel4_BASE (DMA1_BASE + 0x00000044UL) 647 #define DMA1_Channel5_BASE (DMA1_BASE + 0x00000058UL) 648 #define DMA1_Channel6_BASE (DMA1_BASE + 0x0000006CUL) 649 #define DMA1_Channel7_BASE (DMA1_BASE + 0x00000080UL) 650 #define DMA1_CSELR_BASE (DMA1_BASE + 0x000000A8UL) 651 652 653 #define RCC_BASE (AHBPERIPH_BASE + 0x00001000UL) 654 #define FLASH_R_BASE (AHBPERIPH_BASE + 0x00002000UL) /*!< FLASH registers base address */ 655 #define OB_BASE (0x1FF80000UL) /*!< FLASH Option Bytes base address */ 656 #define FLASHSIZE_BASE (0x1FF8007CUL) /*!< FLASH Size register base address */ 657 #define UID_BASE (0x1FF80050UL) /*!< Unique device ID register base address */ 658 #define CRC_BASE (AHBPERIPH_BASE + 0x00003000UL) 659 #define TSC_BASE (AHBPERIPH_BASE + 0x00004000UL) 660 #define RNG_BASE (AHBPERIPH_BASE + 0x00005000UL) 661 662 #define GPIOA_BASE (IOPPERIPH_BASE + 0x00000000UL) 663 #define GPIOB_BASE (IOPPERIPH_BASE + 0x00000400UL) 664 #define GPIOC_BASE (IOPPERIPH_BASE + 0x00000800UL) 665 #define GPIOD_BASE (IOPPERIPH_BASE + 0x00000C00UL) 666 #define GPIOH_BASE (IOPPERIPH_BASE + 0x00001C00UL) 667 668 /** 669 * @} 670 */ 671 672 /** @addtogroup Peripheral_declaration 673 * @{ 674 */ 675 676 #define TIM2 ((TIM_TypeDef *) TIM2_BASE) 677 #define TIM6 ((TIM_TypeDef *) TIM6_BASE) 678 #define RTC ((RTC_TypeDef *) RTC_BASE) 679 #define WWDG ((WWDG_TypeDef *) WWDG_BASE) 680 #define IWDG ((IWDG_TypeDef *) IWDG_BASE) 681 #define SPI2 ((SPI_TypeDef *) SPI2_BASE) 682 #define USART2 ((USART_TypeDef *) USART2_BASE) 683 #define LPUART1 ((USART_TypeDef *) LPUART1_BASE) 684 #define I2C1 ((I2C_TypeDef *) I2C1_BASE) 685 #define I2C2 ((I2C_TypeDef *) I2C2_BASE) 686 #define CRS ((CRS_TypeDef *) CRS_BASE) 687 #define PWR ((PWR_TypeDef *) PWR_BASE) 688 #define DAC ((DAC_TypeDef *) DAC_BASE) 689 #define DAC1 ((DAC_TypeDef *) DAC_BASE) 690 #define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE) 691 692 #define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) 693 #define COMP1 ((COMP_TypeDef *) COMP1_BASE) 694 #define COMP2 ((COMP_TypeDef *) COMP2_BASE) 695 #define EXTI ((EXTI_TypeDef *) EXTI_BASE) 696 #define TIM21 ((TIM_TypeDef *) TIM21_BASE) 697 #define TIM22 ((TIM_TypeDef *) TIM22_BASE) 698 #define FIREWALL ((FIREWALL_TypeDef *) FIREWALL_BASE) 699 #define ADC1 ((ADC_TypeDef *) ADC1_BASE) 700 #define ADC1_COMMON ((ADC_Common_TypeDef *) ADC_BASE) 701 /* Legacy defines */ 702 #define ADC ADC1_COMMON 703 #define SPI1 ((SPI_TypeDef *) SPI1_BASE) 704 #define USART1 ((USART_TypeDef *) USART1_BASE) 705 #define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) 706 707 #define DMA1 ((DMA_TypeDef *) DMA1_BASE) 708 #define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) 709 #define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) 710 #define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) 711 #define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) 712 #define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) 713 #define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE) 714 #define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE) 715 #define DMA1_CSELR ((DMA_Request_TypeDef *) DMA1_CSELR_BASE) 716 717 718 #define FLASH ((FLASH_TypeDef *) FLASH_R_BASE) 719 #define OB ((OB_TypeDef *) OB_BASE) 720 #define RCC ((RCC_TypeDef *) RCC_BASE) 721 #define CRC ((CRC_TypeDef *) CRC_BASE) 722 #define TSC ((TSC_TypeDef *) TSC_BASE) 723 #define RNG ((RNG_TypeDef *) RNG_BASE) 724 725 #define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) 726 #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) 727 #define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) 728 #define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) 729 #define GPIOH ((GPIO_TypeDef *) GPIOH_BASE) 730 731 #define USB ((USB_TypeDef *) USB_BASE) 732 733 /** 734 * @} 735 */ 736 737 /** @addtogroup Exported_constants 738 * @{ 739 */ 740 741 /** @addtogroup Hardware_Constant_Definition 742 * @{ 743 */ 744 #define LSI_STARTUP_TIME 200U /*!< LSI Maximum startup time in us */ 745 746 /** 747 * @} 748 */ 749 750 /** @addtogroup Peripheral_Registers_Bits_Definition 751 * @{ 752 */ 753 754 /******************************************************************************/ 755 /* Peripheral Registers Bits Definition */ 756 /******************************************************************************/ 757 /******************************************************************************/ 758 /* */ 759 /* Analog to Digital Converter (ADC) */ 760 /* */ 761 /******************************************************************************/ 762 /******************** Bits definition for ADC_ISR register ******************/ 763 #define ADC_ISR_EOCAL_Pos (11U) 764 #define ADC_ISR_EOCAL_Msk (0x1UL << ADC_ISR_EOCAL_Pos) /*!< 0x00000800 */ 765 #define ADC_ISR_EOCAL ADC_ISR_EOCAL_Msk /*!< End of calibration flag */ 766 #define ADC_ISR_AWD_Pos (7U) 767 #define ADC_ISR_AWD_Msk (0x1UL << ADC_ISR_AWD_Pos) /*!< 0x00000080 */ 768 #define ADC_ISR_AWD ADC_ISR_AWD_Msk /*!< Analog watchdog flag */ 769 #define ADC_ISR_OVR_Pos (4U) 770 #define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) /*!< 0x00000010 */ 771 #define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< Overrun flag */ 772 #define ADC_ISR_EOSEQ_Pos (3U) 773 #define ADC_ISR_EOSEQ_Msk (0x1UL << ADC_ISR_EOSEQ_Pos) /*!< 0x00000008 */ 774 #define ADC_ISR_EOSEQ ADC_ISR_EOSEQ_Msk /*!< End of Sequence flag */ 775 #define ADC_ISR_EOC_Pos (2U) 776 #define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) /*!< 0x00000004 */ 777 #define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< End of Conversion */ 778 #define ADC_ISR_EOSMP_Pos (1U) 779 #define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */ 780 #define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< End of sampling flag */ 781 #define ADC_ISR_ADRDY_Pos (0U) 782 #define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */ 783 #define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC Ready */ 784 785 /* Old EOSEQ bit definition, maintained for legacy purpose */ 786 #define ADC_ISR_EOS ADC_ISR_EOSEQ 787 788 /******************** Bits definition for ADC_IER register ******************/ 789 #define ADC_IER_EOCALIE_Pos (11U) 790 #define ADC_IER_EOCALIE_Msk (0x1UL << ADC_IER_EOCALIE_Pos) /*!< 0x00000800 */ 791 #define ADC_IER_EOCALIE ADC_IER_EOCALIE_Msk /*!< Enf Of Calibration interrupt enable */ 792 #define ADC_IER_AWDIE_Pos (7U) 793 #define ADC_IER_AWDIE_Msk (0x1UL << ADC_IER_AWDIE_Pos) /*!< 0x00000080 */ 794 #define ADC_IER_AWDIE ADC_IER_AWDIE_Msk /*!< Analog Watchdog interrupt enable */ 795 #define ADC_IER_OVRIE_Pos (4U) 796 #define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */ 797 #define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< Overrun interrupt enable */ 798 #define ADC_IER_EOSEQIE_Pos (3U) 799 #define ADC_IER_EOSEQIE_Msk (0x1UL << ADC_IER_EOSEQIE_Pos) /*!< 0x00000008 */ 800 #define ADC_IER_EOSEQIE ADC_IER_EOSEQIE_Msk /*!< End of Sequence of conversion interrupt enable */ 801 #define ADC_IER_EOCIE_Pos (2U) 802 #define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */ 803 #define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< End of Conversion interrupt enable */ 804 #define ADC_IER_EOSMPIE_Pos (1U) 805 #define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */ 806 #define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< End of sampling interrupt enable */ 807 #define ADC_IER_ADRDYIE_Pos (0U) 808 #define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */ 809 #define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC Ready interrupt enable */ 810 811 /* Old EOSEQIE bit definition, maintained for legacy purpose */ 812 #define ADC_IER_EOSIE ADC_IER_EOSEQIE 813 814 /******************** Bits definition for ADC_CR register *******************/ 815 #define ADC_CR_ADCAL_Pos (31U) 816 #define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */ 817 #define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC calibration */ 818 #define ADC_CR_ADVREGEN_Pos (28U) 819 #define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */ 820 #define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC Voltage Regulator Enable */ 821 #define ADC_CR_ADSTP_Pos (4U) 822 #define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */ 823 #define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC stop of conversion command */ 824 #define ADC_CR_ADSTART_Pos (2U) 825 #define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */ 826 #define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC start of conversion */ 827 #define ADC_CR_ADDIS_Pos (1U) 828 #define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */ 829 #define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC disable command */ 830 #define ADC_CR_ADEN_Pos (0U) 831 #define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) /*!< 0x00000001 */ 832 #define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC enable control */ /*#### TBV */ 833 834 /******************* Bits definition for ADC_CFGR1 register *****************/ 835 #define ADC_CFGR1_AWDCH_Pos (26U) 836 #define ADC_CFGR1_AWDCH_Msk (0x1FUL << ADC_CFGR1_AWDCH_Pos) /*!< 0x7C000000 */ 837 #define ADC_CFGR1_AWDCH ADC_CFGR1_AWDCH_Msk /*!< AWDCH[4:0] bits (Analog watchdog channel select bits) */ 838 #define ADC_CFGR1_AWDCH_0 (0x01UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x04000000 */ 839 #define ADC_CFGR1_AWDCH_1 (0x02UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x08000000 */ 840 #define ADC_CFGR1_AWDCH_2 (0x04UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x10000000 */ 841 #define ADC_CFGR1_AWDCH_3 (0x08UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x20000000 */ 842 #define ADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x40000000 */ 843 #define ADC_CFGR1_AWDEN_Pos (23U) 844 #define ADC_CFGR1_AWDEN_Msk (0x1UL << ADC_CFGR1_AWDEN_Pos) /*!< 0x00800000 */ 845 #define ADC_CFGR1_AWDEN ADC_CFGR1_AWDEN_Msk /*!< Analog watchdog enable on regular channels */ 846 #define ADC_CFGR1_AWDSGL_Pos (22U) 847 #define ADC_CFGR1_AWDSGL_Msk (0x1UL << ADC_CFGR1_AWDSGL_Pos) /*!< 0x00400000 */ 848 #define ADC_CFGR1_AWDSGL ADC_CFGR1_AWDSGL_Msk /*!< Enable the watchdog on a single channel or on all channels */ 849 #define ADC_CFGR1_DISCEN_Pos (16U) 850 #define ADC_CFGR1_DISCEN_Msk (0x1UL << ADC_CFGR1_DISCEN_Pos) /*!< 0x00010000 */ 851 #define ADC_CFGR1_DISCEN ADC_CFGR1_DISCEN_Msk /*!< Discontinuous mode on regular channels */ 852 #define ADC_CFGR1_AUTOFF_Pos (15U) 853 #define ADC_CFGR1_AUTOFF_Msk (0x1UL << ADC_CFGR1_AUTOFF_Pos) /*!< 0x00008000 */ 854 #define ADC_CFGR1_AUTOFF ADC_CFGR1_AUTOFF_Msk /*!< ADC auto power off */ 855 #define ADC_CFGR1_WAIT_Pos (14U) 856 #define ADC_CFGR1_WAIT_Msk (0x1UL << ADC_CFGR1_WAIT_Pos) /*!< 0x00004000 */ 857 #define ADC_CFGR1_WAIT ADC_CFGR1_WAIT_Msk /*!< ADC wait conversion mode */ 858 #define ADC_CFGR1_CONT_Pos (13U) 859 #define ADC_CFGR1_CONT_Msk (0x1UL << ADC_CFGR1_CONT_Pos) /*!< 0x00002000 */ 860 #define ADC_CFGR1_CONT ADC_CFGR1_CONT_Msk /*!< Continuous Conversion */ 861 #define ADC_CFGR1_OVRMOD_Pos (12U) 862 #define ADC_CFGR1_OVRMOD_Msk (0x1UL << ADC_CFGR1_OVRMOD_Pos) /*!< 0x00001000 */ 863 #define ADC_CFGR1_OVRMOD ADC_CFGR1_OVRMOD_Msk /*!< Overrun mode */ 864 #define ADC_CFGR1_EXTEN_Pos (10U) 865 #define ADC_CFGR1_EXTEN_Msk (0x3UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000C00 */ 866 #define ADC_CFGR1_EXTEN ADC_CFGR1_EXTEN_Msk /*!< EXTEN[1:0] bits (External Trigger Conversion mode for regular channels) */ 867 #define ADC_CFGR1_EXTEN_0 (0x1UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000400 */ 868 #define ADC_CFGR1_EXTEN_1 (0x2UL << ADC_CFGR1_EXTEN_Pos) /*!< 0x00000800 */ 869 #define ADC_CFGR1_EXTSEL_Pos (6U) 870 #define ADC_CFGR1_EXTSEL_Msk (0x7UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x000001C0 */ 871 #define ADC_CFGR1_EXTSEL ADC_CFGR1_EXTSEL_Msk /*!< EXTSEL[2:0] bits (External Event Select for regular group) */ 872 #define ADC_CFGR1_EXTSEL_0 (0x1UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000040 */ 873 #define ADC_CFGR1_EXTSEL_1 (0x2UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000080 */ 874 #define ADC_CFGR1_EXTSEL_2 (0x4UL << ADC_CFGR1_EXTSEL_Pos) /*!< 0x00000100 */ 875 #define ADC_CFGR1_ALIGN_Pos (5U) 876 #define ADC_CFGR1_ALIGN_Msk (0x1UL << ADC_CFGR1_ALIGN_Pos) /*!< 0x00000020 */ 877 #define ADC_CFGR1_ALIGN ADC_CFGR1_ALIGN_Msk /*!< Data Alignment */ 878 #define ADC_CFGR1_RES_Pos (3U) 879 #define ADC_CFGR1_RES_Msk (0x3UL << ADC_CFGR1_RES_Pos) /*!< 0x00000018 */ 880 #define ADC_CFGR1_RES ADC_CFGR1_RES_Msk /*!< RES[1:0] bits (Resolution) */ 881 #define ADC_CFGR1_RES_0 (0x1UL << ADC_CFGR1_RES_Pos) /*!< 0x00000008 */ 882 #define ADC_CFGR1_RES_1 (0x2UL << ADC_CFGR1_RES_Pos) /*!< 0x00000010 */ 883 #define ADC_CFGR1_SCANDIR_Pos (2U) 884 #define ADC_CFGR1_SCANDIR_Msk (0x1UL << ADC_CFGR1_SCANDIR_Pos) /*!< 0x00000004 */ 885 #define ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR_Msk /*!< Sequence scan direction */ 886 #define ADC_CFGR1_DMACFG_Pos (1U) 887 #define ADC_CFGR1_DMACFG_Msk (0x1UL << ADC_CFGR1_DMACFG_Pos) /*!< 0x00000002 */ 888 #define ADC_CFGR1_DMACFG ADC_CFGR1_DMACFG_Msk /*!< Direct memory access configuration */ 889 #define ADC_CFGR1_DMAEN_Pos (0U) 890 #define ADC_CFGR1_DMAEN_Msk (0x1UL << ADC_CFGR1_DMAEN_Pos) /*!< 0x00000001 */ 891 #define ADC_CFGR1_DMAEN ADC_CFGR1_DMAEN_Msk /*!< Direct memory access enable */ 892 893 /* Old WAIT bit definition, maintained for legacy purpose */ 894 #define ADC_CFGR1_AUTDLY ADC_CFGR1_WAIT 895 896 /******************* Bits definition for ADC_CFGR2 register *****************/ 897 #define ADC_CFGR2_TOVS_Pos (9U) 898 #define ADC_CFGR2_TOVS_Msk (0x1UL << ADC_CFGR2_TOVS_Pos) /*!< 0x80000200 */ 899 #define ADC_CFGR2_TOVS ADC_CFGR2_TOVS_Msk /*!< Triggered Oversampling */ 900 #define ADC_CFGR2_OVSS_Pos (5U) 901 #define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */ 902 #define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< OVSS [3:0] bits (Oversampling shift) */ 903 #define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */ 904 #define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */ 905 #define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */ 906 #define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */ 907 #define ADC_CFGR2_OVSR_Pos (2U) 908 #define ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos) /*!< 0x0000001C */ 909 #define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< OVSR [2:0] bits (Oversampling ratio) */ 910 #define ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000004 */ 911 #define ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000008 */ 912 #define ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000010 */ 913 #define ADC_CFGR2_OVSE_Pos (0U) 914 #define ADC_CFGR2_OVSE_Msk (0x1UL << ADC_CFGR2_OVSE_Pos) /*!< 0x00000001 */ 915 #define ADC_CFGR2_OVSE ADC_CFGR2_OVSE_Msk /*!< Oversampler Enable */ 916 #define ADC_CFGR2_CKMODE_Pos (30U) 917 #define ADC_CFGR2_CKMODE_Msk (0x3UL << ADC_CFGR2_CKMODE_Pos) /*!< 0xC0000000 */ 918 #define ADC_CFGR2_CKMODE ADC_CFGR2_CKMODE_Msk /*!< CKMODE [1:0] bits (ADC clock mode) */ 919 #define ADC_CFGR2_CKMODE_0 (0x1UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x40000000 */ 920 #define ADC_CFGR2_CKMODE_1 (0x2UL << ADC_CFGR2_CKMODE_Pos) /*!< 0x80000000 */ 921 922 923 /****************** Bit definition for ADC_SMPR register ********************/ 924 #define ADC_SMPR_SMP_Pos (0U) 925 #define ADC_SMPR_SMP_Msk (0x7UL << ADC_SMPR_SMP_Pos) /*!< 0x00000007 */ 926 #define ADC_SMPR_SMP ADC_SMPR_SMP_Msk /*!< SMPR[2:0] bits (Sampling time selection) */ 927 #define ADC_SMPR_SMP_0 (0x1UL << ADC_SMPR_SMP_Pos) /*!< 0x00000001 */ 928 #define ADC_SMPR_SMP_1 (0x2UL << ADC_SMPR_SMP_Pos) /*!< 0x00000002 */ 929 #define ADC_SMPR_SMP_2 (0x4UL << ADC_SMPR_SMP_Pos) /*!< 0x00000004 */ 930 931 /* Legacy defines */ 932 #define ADC_SMPR_SMPR ADC_SMPR_SMP 933 #define ADC_SMPR_SMPR_0 ADC_SMPR_SMP_0 934 #define ADC_SMPR_SMPR_1 ADC_SMPR_SMP_1 935 #define ADC_SMPR_SMPR_2 ADC_SMPR_SMP_2 936 937 /******************* Bit definition for ADC_TR register ********************/ 938 #define ADC_TR_HT_Pos (16U) 939 #define ADC_TR_HT_Msk (0xFFFUL << ADC_TR_HT_Pos) /*!< 0x0FFF0000 */ 940 #define ADC_TR_HT ADC_TR_HT_Msk /*!< Analog watchdog high threshold */ 941 #define ADC_TR_LT_Pos (0U) 942 #define ADC_TR_LT_Msk (0xFFFUL << ADC_TR_LT_Pos) /*!< 0x00000FFF */ 943 #define ADC_TR_LT ADC_TR_LT_Msk /*!< Analog watchdog low threshold */ 944 945 /****************** Bit definition for ADC_CHSELR register ******************/ 946 #define ADC_CHSELR_CHSEL_Pos (0U) 947 #define ADC_CHSELR_CHSEL_Msk (0x7FFFFUL << ADC_CHSELR_CHSEL_Pos) /*!< 0x0007FFFF */ 948 #define ADC_CHSELR_CHSEL ADC_CHSELR_CHSEL_Msk /*!< ADC group regular sequencer channels */ 949 #define ADC_CHSELR_CHSEL18_Pos (18U) 950 #define ADC_CHSELR_CHSEL18_Msk (0x1UL << ADC_CHSELR_CHSEL18_Pos) /*!< 0x00040000 */ 951 #define ADC_CHSELR_CHSEL18 ADC_CHSELR_CHSEL18_Msk /*!< Channel 18 selection */ 952 #define ADC_CHSELR_CHSEL17_Pos (17U) 953 #define ADC_CHSELR_CHSEL17_Msk (0x1UL << ADC_CHSELR_CHSEL17_Pos) /*!< 0x00020000 */ 954 #define ADC_CHSELR_CHSEL17 ADC_CHSELR_CHSEL17_Msk /*!< Channel 17 selection */ 955 #define ADC_CHSELR_CHSEL15_Pos (15U) 956 #define ADC_CHSELR_CHSEL15_Msk (0x1UL << ADC_CHSELR_CHSEL15_Pos) /*!< 0x00008000 */ 957 #define ADC_CHSELR_CHSEL15 ADC_CHSELR_CHSEL15_Msk /*!< Channel 15 selection */ 958 #define ADC_CHSELR_CHSEL14_Pos (14U) 959 #define ADC_CHSELR_CHSEL14_Msk (0x1UL << ADC_CHSELR_CHSEL14_Pos) /*!< 0x00004000 */ 960 #define ADC_CHSELR_CHSEL14 ADC_CHSELR_CHSEL14_Msk /*!< Channel 14 selection */ 961 #define ADC_CHSELR_CHSEL13_Pos (13U) 962 #define ADC_CHSELR_CHSEL13_Msk (0x1UL << ADC_CHSELR_CHSEL13_Pos) /*!< 0x00002000 */ 963 #define ADC_CHSELR_CHSEL13 ADC_CHSELR_CHSEL13_Msk /*!< Channel 13 selection */ 964 #define ADC_CHSELR_CHSEL12_Pos (12U) 965 #define ADC_CHSELR_CHSEL12_Msk (0x1UL << ADC_CHSELR_CHSEL12_Pos) /*!< 0x00001000 */ 966 #define ADC_CHSELR_CHSEL12 ADC_CHSELR_CHSEL12_Msk /*!< Channel 12 selection */ 967 #define ADC_CHSELR_CHSEL11_Pos (11U) 968 #define ADC_CHSELR_CHSEL11_Msk (0x1UL << ADC_CHSELR_CHSEL11_Pos) /*!< 0x00000800 */ 969 #define ADC_CHSELR_CHSEL11 ADC_CHSELR_CHSEL11_Msk /*!< Channel 11 selection */ 970 #define ADC_CHSELR_CHSEL10_Pos (10U) 971 #define ADC_CHSELR_CHSEL10_Msk (0x1UL << ADC_CHSELR_CHSEL10_Pos) /*!< 0x00000400 */ 972 #define ADC_CHSELR_CHSEL10 ADC_CHSELR_CHSEL10_Msk /*!< Channel 10 selection */ 973 #define ADC_CHSELR_CHSEL9_Pos (9U) 974 #define ADC_CHSELR_CHSEL9_Msk (0x1UL << ADC_CHSELR_CHSEL9_Pos) /*!< 0x00000200 */ 975 #define ADC_CHSELR_CHSEL9 ADC_CHSELR_CHSEL9_Msk /*!< Channel 9 selection */ 976 #define ADC_CHSELR_CHSEL8_Pos (8U) 977 #define ADC_CHSELR_CHSEL8_Msk (0x1UL << ADC_CHSELR_CHSEL8_Pos) /*!< 0x00000100 */ 978 #define ADC_CHSELR_CHSEL8 ADC_CHSELR_CHSEL8_Msk /*!< Channel 8 selection */ 979 #define ADC_CHSELR_CHSEL7_Pos (7U) 980 #define ADC_CHSELR_CHSEL7_Msk (0x1UL << ADC_CHSELR_CHSEL7_Pos) /*!< 0x00000080 */ 981 #define ADC_CHSELR_CHSEL7 ADC_CHSELR_CHSEL7_Msk /*!< Channel 7 selection */ 982 #define ADC_CHSELR_CHSEL6_Pos (6U) 983 #define ADC_CHSELR_CHSEL6_Msk (0x1UL << ADC_CHSELR_CHSEL6_Pos) /*!< 0x00000040 */ 984 #define ADC_CHSELR_CHSEL6 ADC_CHSELR_CHSEL6_Msk /*!< Channel 6 selection */ 985 #define ADC_CHSELR_CHSEL5_Pos (5U) 986 #define ADC_CHSELR_CHSEL5_Msk (0x1UL << ADC_CHSELR_CHSEL5_Pos) /*!< 0x00000020 */ 987 #define ADC_CHSELR_CHSEL5 ADC_CHSELR_CHSEL5_Msk /*!< Channel 5 selection */ 988 #define ADC_CHSELR_CHSEL4_Pos (4U) 989 #define ADC_CHSELR_CHSEL4_Msk (0x1UL << ADC_CHSELR_CHSEL4_Pos) /*!< 0x00000010 */ 990 #define ADC_CHSELR_CHSEL4 ADC_CHSELR_CHSEL4_Msk /*!< Channel 4 selection */ 991 #define ADC_CHSELR_CHSEL3_Pos (3U) 992 #define ADC_CHSELR_CHSEL3_Msk (0x1UL << ADC_CHSELR_CHSEL3_Pos) /*!< 0x00000008 */ 993 #define ADC_CHSELR_CHSEL3 ADC_CHSELR_CHSEL3_Msk /*!< Channel 3 selection */ 994 #define ADC_CHSELR_CHSEL2_Pos (2U) 995 #define ADC_CHSELR_CHSEL2_Msk (0x1UL << ADC_CHSELR_CHSEL2_Pos) /*!< 0x00000004 */ 996 #define ADC_CHSELR_CHSEL2 ADC_CHSELR_CHSEL2_Msk /*!< Channel 2 selection */ 997 #define ADC_CHSELR_CHSEL1_Pos (1U) 998 #define ADC_CHSELR_CHSEL1_Msk (0x1UL << ADC_CHSELR_CHSEL1_Pos) /*!< 0x00000002 */ 999 #define ADC_CHSELR_CHSEL1 ADC_CHSELR_CHSEL1_Msk /*!< Channel 1 selection */ 1000 #define ADC_CHSELR_CHSEL0_Pos (0U) 1001 #define ADC_CHSELR_CHSEL0_Msk (0x1UL << ADC_CHSELR_CHSEL0_Pos) /*!< 0x00000001 */ 1002 #define ADC_CHSELR_CHSEL0 ADC_CHSELR_CHSEL0_Msk /*!< Channel 0 selection */ 1003 1004 /******************** Bit definition for ADC_DR register ********************/ 1005 #define ADC_DR_DATA_Pos (0U) 1006 #define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */ 1007 #define ADC_DR_DATA ADC_DR_DATA_Msk /*!< Regular data */ 1008 1009 /******************** Bit definition for ADC_CALFACT register ********************/ 1010 #define ADC_CALFACT_CALFACT_Pos (0U) 1011 #define ADC_CALFACT_CALFACT_Msk (0x7FUL << ADC_CALFACT_CALFACT_Pos) /*!< 0x0000007F */ 1012 #define ADC_CALFACT_CALFACT ADC_CALFACT_CALFACT_Msk /*!< Calibration factor */ 1013 1014 /******************* Bit definition for ADC_CCR register ********************/ 1015 #define ADC_CCR_LFMEN_Pos (25U) 1016 #define ADC_CCR_LFMEN_Msk (0x1UL << ADC_CCR_LFMEN_Pos) /*!< 0x02000000 */ 1017 #define ADC_CCR_LFMEN ADC_CCR_LFMEN_Msk /*!< Low Frequency Mode enable */ 1018 #define ADC_CCR_TSEN_Pos (23U) 1019 #define ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) /*!< 0x00800000 */ 1020 #define ADC_CCR_TSEN ADC_CCR_TSEN_Msk /*!< Temperature sensore enable */ 1021 #define ADC_CCR_VREFEN_Pos (22U) 1022 #define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */ 1023 #define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< Vrefint enable */ 1024 #define ADC_CCR_PRESC_Pos (18U) 1025 #define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) /*!< 0x003C0000 */ 1026 #define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< PRESC [3:0] bits (ADC prescaler) */ 1027 #define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) /*!< 0x00040000 */ 1028 #define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) /*!< 0x00080000 */ 1029 #define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) /*!< 0x00100000 */ 1030 #define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) /*!< 0x00200000 */ 1031 1032 /******************************************************************************/ 1033 /* */ 1034 /* Analog Comparators (COMP) */ 1035 /* */ 1036 /******************************************************************************/ 1037 /************* Bit definition for COMP_CSR register (COMP1 and COMP2) **************/ 1038 /* COMP1 bits definition */ 1039 #define COMP_CSR_COMP1EN_Pos (0U) 1040 #define COMP_CSR_COMP1EN_Msk (0x1UL << COMP_CSR_COMP1EN_Pos) /*!< 0x00000001 */ 1041 #define COMP_CSR_COMP1EN COMP_CSR_COMP1EN_Msk /*!< COMP1 enable */ 1042 #define COMP_CSR_COMP1INNSEL_Pos (4U) 1043 #define COMP_CSR_COMP1INNSEL_Msk (0x3UL << COMP_CSR_COMP1INNSEL_Pos) /*!< 0x00000030 */ 1044 #define COMP_CSR_COMP1INNSEL COMP_CSR_COMP1INNSEL_Msk /*!< COMP1 inverting input select */ 1045 #define COMP_CSR_COMP1INNSEL_0 (0x1UL << COMP_CSR_COMP1INNSEL_Pos) /*!< 0x00000010 */ 1046 #define COMP_CSR_COMP1INNSEL_1 (0x2UL << COMP_CSR_COMP1INNSEL_Pos) /*!< 0x00000020 */ 1047 #define COMP_CSR_COMP1WM_Pos (8U) 1048 #define COMP_CSR_COMP1WM_Msk (0x1UL << COMP_CSR_COMP1WM_Pos) /*!< 0x00000100 */ 1049 #define COMP_CSR_COMP1WM COMP_CSR_COMP1WM_Msk /*!< Comparators window mode enable */ 1050 #define COMP_CSR_COMP1LPTIM1IN1_Pos (12U) 1051 #define COMP_CSR_COMP1LPTIM1IN1_Msk (0x1UL << COMP_CSR_COMP1LPTIM1IN1_Pos) /*!< 0x00001000 */ 1052 #define COMP_CSR_COMP1LPTIM1IN1 COMP_CSR_COMP1LPTIM1IN1_Msk /*!< COMP1 LPTIM1 IN1 connection */ 1053 #define COMP_CSR_COMP1POLARITY_Pos (15U) 1054 #define COMP_CSR_COMP1POLARITY_Msk (0x1UL << COMP_CSR_COMP1POLARITY_Pos) /*!< 0x00008000 */ 1055 #define COMP_CSR_COMP1POLARITY COMP_CSR_COMP1POLARITY_Msk /*!< COMP1 output polarity */ 1056 #define COMP_CSR_COMP1VALUE_Pos (30U) 1057 #define COMP_CSR_COMP1VALUE_Msk (0x1UL << COMP_CSR_COMP1VALUE_Pos) /*!< 0x40000000 */ 1058 #define COMP_CSR_COMP1VALUE COMP_CSR_COMP1VALUE_Msk /*!< COMP1 output level */ 1059 #define COMP_CSR_COMP1LOCK_Pos (31U) 1060 #define COMP_CSR_COMP1LOCK_Msk (0x1UL << COMP_CSR_COMP1LOCK_Pos) /*!< 0x80000000 */ 1061 #define COMP_CSR_COMP1LOCK COMP_CSR_COMP1LOCK_Msk /*!< COMP1 lock */ 1062 /* COMP2 bits definition */ 1063 #define COMP_CSR_COMP2EN_Pos (0U) 1064 #define COMP_CSR_COMP2EN_Msk (0x1UL << COMP_CSR_COMP2EN_Pos) /*!< 0x00000001 */ 1065 #define COMP_CSR_COMP2EN COMP_CSR_COMP2EN_Msk /*!< COMP2 enable */ 1066 #define COMP_CSR_COMP2SPEED_Pos (3U) 1067 #define COMP_CSR_COMP2SPEED_Msk (0x1UL << COMP_CSR_COMP2SPEED_Pos) /*!< 0x00000008 */ 1068 #define COMP_CSR_COMP2SPEED COMP_CSR_COMP2SPEED_Msk /*!< COMP2 power mode */ 1069 #define COMP_CSR_COMP2INNSEL_Pos (4U) 1070 #define COMP_CSR_COMP2INNSEL_Msk (0x7UL << COMP_CSR_COMP2INNSEL_Pos) /*!< 0x00000070 */ 1071 #define COMP_CSR_COMP2INNSEL COMP_CSR_COMP2INNSEL_Msk /*!< COMP2 inverting input select */ 1072 #define COMP_CSR_COMP2INNSEL_0 (0x1UL << COMP_CSR_COMP2INNSEL_Pos) /*!< 0x00000010 */ 1073 #define COMP_CSR_COMP2INNSEL_1 (0x2UL << COMP_CSR_COMP2INNSEL_Pos) /*!< 0x00000020 */ 1074 #define COMP_CSR_COMP2INNSEL_2 (0x4UL << COMP_CSR_COMP2INNSEL_Pos) /*!< 0x00000040 */ 1075 #define COMP_CSR_COMP2INPSEL_Pos (8U) 1076 #define COMP_CSR_COMP2INPSEL_Msk (0x7UL << COMP_CSR_COMP2INPSEL_Pos) /*!< 0x00000700 */ 1077 #define COMP_CSR_COMP2INPSEL COMP_CSR_COMP2INPSEL_Msk /*!< COMPx non inverting input select */ 1078 #define COMP_CSR_COMP2INPSEL_0 (0x1UL << COMP_CSR_COMP2INPSEL_Pos) /*!< 0x00000100 */ 1079 #define COMP_CSR_COMP2INPSEL_1 (0x2UL << COMP_CSR_COMP2INPSEL_Pos) /*!< 0x00000200 */ 1080 #define COMP_CSR_COMP2INPSEL_2 (0x4UL << COMP_CSR_COMP2INPSEL_Pos) /*!< 0x00000400 */ 1081 #define COMP_CSR_COMP2LPTIM1IN2_Pos (12U) 1082 #define COMP_CSR_COMP2LPTIM1IN2_Msk (0x1UL << COMP_CSR_COMP2LPTIM1IN2_Pos) /*!< 0x00001000 */ 1083 #define COMP_CSR_COMP2LPTIM1IN2 COMP_CSR_COMP2LPTIM1IN2_Msk /*!< COMP2 LPTIM1 IN2 connection */ 1084 #define COMP_CSR_COMP2LPTIM1IN1_Pos (13U) 1085 #define COMP_CSR_COMP2LPTIM1IN1_Msk (0x1UL << COMP_CSR_COMP2LPTIM1IN1_Pos) /*!< 0x00002000 */ 1086 #define COMP_CSR_COMP2LPTIM1IN1 COMP_CSR_COMP2LPTIM1IN1_Msk /*!< COMP2 LPTIM1 IN1 connection */ 1087 #define COMP_CSR_COMP2POLARITY_Pos (15U) 1088 #define COMP_CSR_COMP2POLARITY_Msk (0x1UL << COMP_CSR_COMP2POLARITY_Pos) /*!< 0x00008000 */ 1089 #define COMP_CSR_COMP2POLARITY COMP_CSR_COMP2POLARITY_Msk /*!< COMP2 output polarity */ 1090 #define COMP_CSR_COMP2VALUE_Pos (30U) 1091 #define COMP_CSR_COMP2VALUE_Msk (0x1UL << COMP_CSR_COMP2VALUE_Pos) /*!< 0x40000000 */ 1092 #define COMP_CSR_COMP2VALUE COMP_CSR_COMP2VALUE_Msk /*!< COMP2 output level */ 1093 #define COMP_CSR_COMP2LOCK_Pos (31U) 1094 #define COMP_CSR_COMP2LOCK_Msk (0x1UL << COMP_CSR_COMP2LOCK_Pos) /*!< 0x80000000 */ 1095 #define COMP_CSR_COMP2LOCK COMP_CSR_COMP2LOCK_Msk /*!< COMP2 lock */ 1096 1097 /********************** Bit definition for COMP_CSR register common ****************/ 1098 #define COMP_CSR_COMPxEN_Pos (0U) 1099 #define COMP_CSR_COMPxEN_Msk (0x1UL << COMP_CSR_COMPxEN_Pos) /*!< 0x00000001 */ 1100 #define COMP_CSR_COMPxEN COMP_CSR_COMPxEN_Msk /*!< COMPx enable */ 1101 #define COMP_CSR_COMPxPOLARITY_Pos (15U) 1102 #define COMP_CSR_COMPxPOLARITY_Msk (0x1UL << COMP_CSR_COMPxPOLARITY_Pos) /*!< 0x00008000 */ 1103 #define COMP_CSR_COMPxPOLARITY COMP_CSR_COMPxPOLARITY_Msk /*!< COMPx output polarity */ 1104 #define COMP_CSR_COMPxOUTVALUE_Pos (30U) 1105 #define COMP_CSR_COMPxOUTVALUE_Msk (0x1UL << COMP_CSR_COMPxOUTVALUE_Pos) /*!< 0x40000000 */ 1106 #define COMP_CSR_COMPxOUTVALUE COMP_CSR_COMPxOUTVALUE_Msk /*!< COMPx output level */ 1107 #define COMP_CSR_COMPxLOCK_Pos (31U) 1108 #define COMP_CSR_COMPxLOCK_Msk (0x1UL << COMP_CSR_COMPxLOCK_Pos) /*!< 0x80000000 */ 1109 #define COMP_CSR_COMPxLOCK COMP_CSR_COMPxLOCK_Msk /*!< COMPx lock */ 1110 1111 /* Reference defines */ 1112 #define COMP_CSR_WINMODE COMP_CSR_COMP1WM /*!< Bit intended to be used with COMP common instance (COMP_Common_TypeDef) */ 1113 1114 /******************************************************************************/ 1115 /* */ 1116 /* CRC calculation unit (CRC) */ 1117 /* */ 1118 /******************************************************************************/ 1119 /******************* Bit definition for CRC_DR register *********************/ 1120 #define CRC_DR_DR_Pos (0U) 1121 #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */ 1122 #define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */ 1123 1124 /******************* Bit definition for CRC_IDR register ********************/ 1125 #define CRC_IDR_IDR (0xFFU) /*!< General-purpose 8-bit data register bits */ 1126 1127 /******************** Bit definition for CRC_CR register ********************/ 1128 #define CRC_CR_RESET_Pos (0U) 1129 #define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */ 1130 #define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET the CRC computation unit bit */ 1131 #define CRC_CR_POLYSIZE_Pos (3U) 1132 #define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000018 */ 1133 #define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk /*!< Polynomial size bits */ 1134 #define CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000008 */ 1135 #define CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000010 */ 1136 #define CRC_CR_REV_IN_Pos (5U) 1137 #define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) /*!< 0x00000060 */ 1138 #define CRC_CR_REV_IN CRC_CR_REV_IN_Msk /*!< REV_IN Reverse Input Data bits */ 1139 #define CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos) /*!< 0x00000020 */ 1140 #define CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos) /*!< 0x00000040 */ 1141 #define CRC_CR_REV_OUT_Pos (7U) 1142 #define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) /*!< 0x00000080 */ 1143 #define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk /*!< REV_OUT Reverse Output Data bits */ 1144 1145 /******************* Bit definition for CRC_INIT register *******************/ 1146 #define CRC_INIT_INIT_Pos (0U) 1147 #define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) /*!< 0xFFFFFFFF */ 1148 #define CRC_INIT_INIT CRC_INIT_INIT_Msk /*!< Initial CRC value bits */ 1149 1150 /******************* Bit definition for CRC_POL register ********************/ 1151 #define CRC_POL_POL_Pos (0U) 1152 #define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) /*!< 0xFFFFFFFF */ 1153 #define CRC_POL_POL CRC_POL_POL_Msk /*!< Coefficients of the polynomial */ 1154 1155 /******************************************************************************/ 1156 /* */ 1157 /* CRS Clock Recovery System */ 1158 /* */ 1159 /******************************************************************************/ 1160 1161 /******************* Bit definition for CRS_CR register *********************/ 1162 #define CRS_CR_SYNCOKIE_Pos (0U) 1163 #define CRS_CR_SYNCOKIE_Msk (0x1UL << CRS_CR_SYNCOKIE_Pos) /*!< 0x00000001 */ 1164 #define CRS_CR_SYNCOKIE CRS_CR_SYNCOKIE_Msk /* SYNC event OK interrupt enable */ 1165 #define CRS_CR_SYNCWARNIE_Pos (1U) 1166 #define CRS_CR_SYNCWARNIE_Msk (0x1UL << CRS_CR_SYNCWARNIE_Pos) /*!< 0x00000002 */ 1167 #define CRS_CR_SYNCWARNIE CRS_CR_SYNCWARNIE_Msk /* SYNC warning interrupt enable */ 1168 #define CRS_CR_ERRIE_Pos (2U) 1169 #define CRS_CR_ERRIE_Msk (0x1UL << CRS_CR_ERRIE_Pos) /*!< 0x00000004 */ 1170 #define CRS_CR_ERRIE CRS_CR_ERRIE_Msk /* SYNC error interrupt enable */ 1171 #define CRS_CR_ESYNCIE_Pos (3U) 1172 #define CRS_CR_ESYNCIE_Msk (0x1UL << CRS_CR_ESYNCIE_Pos) /*!< 0x00000008 */ 1173 #define CRS_CR_ESYNCIE CRS_CR_ESYNCIE_Msk /* Expected SYNC(ESYNCF) interrupt Enable*/ 1174 #define CRS_CR_CEN_Pos (5U) 1175 #define CRS_CR_CEN_Msk (0x1UL << CRS_CR_CEN_Pos) /*!< 0x00000020 */ 1176 #define CRS_CR_CEN CRS_CR_CEN_Msk /* Frequency error counter enable */ 1177 #define CRS_CR_AUTOTRIMEN_Pos (6U) 1178 #define CRS_CR_AUTOTRIMEN_Msk (0x1UL << CRS_CR_AUTOTRIMEN_Pos) /*!< 0x00000040 */ 1179 #define CRS_CR_AUTOTRIMEN CRS_CR_AUTOTRIMEN_Msk /* Automatic trimming enable */ 1180 #define CRS_CR_SWSYNC_Pos (7U) 1181 #define CRS_CR_SWSYNC_Msk (0x1UL << CRS_CR_SWSYNC_Pos) /*!< 0x00000080 */ 1182 #define CRS_CR_SWSYNC CRS_CR_SWSYNC_Msk /* A Software SYNC event is generated */ 1183 #define CRS_CR_TRIM_Pos (8U) 1184 #define CRS_CR_TRIM_Msk (0x3FUL << CRS_CR_TRIM_Pos) /*!< 0x00003F00 */ 1185 #define CRS_CR_TRIM CRS_CR_TRIM_Msk /* HSI48 oscillator smooth trimming */ 1186 1187 /******************* Bit definition for CRS_CFGR register *********************/ 1188 #define CRS_CFGR_RELOAD_Pos (0U) 1189 #define CRS_CFGR_RELOAD_Msk (0xFFFFUL << CRS_CFGR_RELOAD_Pos) /*!< 0x0000FFFF */ 1190 #define CRS_CFGR_RELOAD CRS_CFGR_RELOAD_Msk /* Counter reload value */ 1191 #define CRS_CFGR_FELIM_Pos (16U) 1192 #define CRS_CFGR_FELIM_Msk (0xFFUL << CRS_CFGR_FELIM_Pos) /*!< 0x00FF0000 */ 1193 #define CRS_CFGR_FELIM CRS_CFGR_FELIM_Msk /* Frequency error limit */ 1194 1195 #define CRS_CFGR_SYNCDIV_Pos (24U) 1196 #define CRS_CFGR_SYNCDIV_Msk (0x7UL << CRS_CFGR_SYNCDIV_Pos) /*!< 0x07000000 */ 1197 #define CRS_CFGR_SYNCDIV CRS_CFGR_SYNCDIV_Msk /* SYNC divider */ 1198 #define CRS_CFGR_SYNCDIV_0 (0x1UL << CRS_CFGR_SYNCDIV_Pos) /*!< 0x01000000 */ 1199 #define CRS_CFGR_SYNCDIV_1 (0x2UL << CRS_CFGR_SYNCDIV_Pos) /*!< 0x02000000 */ 1200 #define CRS_CFGR_SYNCDIV_2 (0x4UL << CRS_CFGR_SYNCDIV_Pos) /*!< 0x04000000 */ 1201 1202 #define CRS_CFGR_SYNCSRC_Pos (28U) 1203 #define CRS_CFGR_SYNCSRC_Msk (0x3UL << CRS_CFGR_SYNCSRC_Pos) /*!< 0x30000000 */ 1204 #define CRS_CFGR_SYNCSRC CRS_CFGR_SYNCSRC_Msk /* SYNC signal source selection */ 1205 #define CRS_CFGR_SYNCSRC_0 (0x1UL << CRS_CFGR_SYNCSRC_Pos) /*!< 0x10000000 */ 1206 #define CRS_CFGR_SYNCSRC_1 (0x2UL << CRS_CFGR_SYNCSRC_Pos) /*!< 0x20000000 */ 1207 1208 #define CRS_CFGR_SYNCPOL_Pos (31U) 1209 #define CRS_CFGR_SYNCPOL_Msk (0x1UL << CRS_CFGR_SYNCPOL_Pos) /*!< 0x80000000 */ 1210 #define CRS_CFGR_SYNCPOL CRS_CFGR_SYNCPOL_Msk /* SYNC polarity selection */ 1211 1212 /******************* Bit definition for CRS_ISR register *********************/ 1213 #define CRS_ISR_SYNCOKF_Pos (0U) 1214 #define CRS_ISR_SYNCOKF_Msk (0x1UL << CRS_ISR_SYNCOKF_Pos) /*!< 0x00000001 */ 1215 #define CRS_ISR_SYNCOKF CRS_ISR_SYNCOKF_Msk /* SYNC event OK flag */ 1216 #define CRS_ISR_SYNCWARNF_Pos (1U) 1217 #define CRS_ISR_SYNCWARNF_Msk (0x1UL << CRS_ISR_SYNCWARNF_Pos) /*!< 0x00000002 */ 1218 #define CRS_ISR_SYNCWARNF CRS_ISR_SYNCWARNF_Msk /* SYNC warning */ 1219 #define CRS_ISR_ERRF_Pos (2U) 1220 #define CRS_ISR_ERRF_Msk (0x1UL << CRS_ISR_ERRF_Pos) /*!< 0x00000004 */ 1221 #define CRS_ISR_ERRF CRS_ISR_ERRF_Msk /* SYNC error flag */ 1222 #define CRS_ISR_ESYNCF_Pos (3U) 1223 #define CRS_ISR_ESYNCF_Msk (0x1UL << CRS_ISR_ESYNCF_Pos) /*!< 0x00000008 */ 1224 #define CRS_ISR_ESYNCF CRS_ISR_ESYNCF_Msk /* Expected SYNC flag */ 1225 #define CRS_ISR_SYNCERR_Pos (8U) 1226 #define CRS_ISR_SYNCERR_Msk (0x1UL << CRS_ISR_SYNCERR_Pos) /*!< 0x00000100 */ 1227 #define CRS_ISR_SYNCERR CRS_ISR_SYNCERR_Msk /* SYNC error */ 1228 #define CRS_ISR_SYNCMISS_Pos (9U) 1229 #define CRS_ISR_SYNCMISS_Msk (0x1UL << CRS_ISR_SYNCMISS_Pos) /*!< 0x00000200 */ 1230 #define CRS_ISR_SYNCMISS CRS_ISR_SYNCMISS_Msk /* SYNC missed */ 1231 #define CRS_ISR_TRIMOVF_Pos (10U) 1232 #define CRS_ISR_TRIMOVF_Msk (0x1UL << CRS_ISR_TRIMOVF_Pos) /*!< 0x00000400 */ 1233 #define CRS_ISR_TRIMOVF CRS_ISR_TRIMOVF_Msk /* Trimming overflow or underflow */ 1234 #define CRS_ISR_FEDIR_Pos (15U) 1235 #define CRS_ISR_FEDIR_Msk (0x1UL << CRS_ISR_FEDIR_Pos) /*!< 0x00008000 */ 1236 #define CRS_ISR_FEDIR CRS_ISR_FEDIR_Msk /* Frequency error direction */ 1237 #define CRS_ISR_FECAP_Pos (16U) 1238 #define CRS_ISR_FECAP_Msk (0xFFFFUL << CRS_ISR_FECAP_Pos) /*!< 0xFFFF0000 */ 1239 #define CRS_ISR_FECAP CRS_ISR_FECAP_Msk /* Frequency error capture */ 1240 1241 /******************* Bit definition for CRS_ICR register *********************/ 1242 #define CRS_ICR_SYNCOKC_Pos (0U) 1243 #define CRS_ICR_SYNCOKC_Msk (0x1UL << CRS_ICR_SYNCOKC_Pos) /*!< 0x00000001 */ 1244 #define CRS_ICR_SYNCOKC CRS_ICR_SYNCOKC_Msk /* SYNC event OK clear flag */ 1245 #define CRS_ICR_SYNCWARNC_Pos (1U) 1246 #define CRS_ICR_SYNCWARNC_Msk (0x1UL << CRS_ICR_SYNCWARNC_Pos) /*!< 0x00000002 */ 1247 #define CRS_ICR_SYNCWARNC CRS_ICR_SYNCWARNC_Msk /* SYNC warning clear flag */ 1248 #define CRS_ICR_ERRC_Pos (2U) 1249 #define CRS_ICR_ERRC_Msk (0x1UL << CRS_ICR_ERRC_Pos) /*!< 0x00000004 */ 1250 #define CRS_ICR_ERRC CRS_ICR_ERRC_Msk /* Error clear flag */ 1251 #define CRS_ICR_ESYNCC_Pos (3U) 1252 #define CRS_ICR_ESYNCC_Msk (0x1UL << CRS_ICR_ESYNCC_Pos) /*!< 0x00000008 */ 1253 #define CRS_ICR_ESYNCC CRS_ICR_ESYNCC_Msk /* Expected SYNC clear flag */ 1254 1255 /******************************************************************************/ 1256 /* */ 1257 /* Digital to Analog Converter (DAC) */ 1258 /* */ 1259 /******************************************************************************/ 1260 1261 /* 1262 * @brief Specific device feature definitions (not present on all devices in the STM32L0 family) 1263 */ 1264 /* Note: No specific macro feature on this device */ 1265 1266 /******************** Bit definition for DAC_CR register ********************/ 1267 #define DAC_CR_EN1_Pos (0U) 1268 #define DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos) /*!< 0x00000001 */ 1269 #define DAC_CR_EN1 DAC_CR_EN1_Msk /*!< DAC channel1 enable */ 1270 #define DAC_CR_BOFF1_Pos (1U) 1271 #define DAC_CR_BOFF1_Msk (0x1UL << DAC_CR_BOFF1_Pos) /*!< 0x00000002 */ 1272 #define DAC_CR_BOFF1 DAC_CR_BOFF1_Msk /*!< DAC channel1 output buffer disable */ 1273 #define DAC_CR_TEN1_Pos (2U) 1274 #define DAC_CR_TEN1_Msk (0x1UL << DAC_CR_TEN1_Pos) /*!< 0x00000004 */ 1275 #define DAC_CR_TEN1 DAC_CR_TEN1_Msk /*!< DAC channel1 Trigger enable */ 1276 1277 #define DAC_CR_TSEL1_Pos (3U) 1278 #define DAC_CR_TSEL1_Msk (0x7UL << DAC_CR_TSEL1_Pos) /*!< 0x00000038 */ 1279 #define DAC_CR_TSEL1 DAC_CR_TSEL1_Msk /*!< TSEL1[2:0] (DAC channel1 Trigger selection) */ 1280 #define DAC_CR_TSEL1_0 (0x1UL << DAC_CR_TSEL1_Pos) /*!< 0x00000008 */ 1281 #define DAC_CR_TSEL1_1 (0x2UL << DAC_CR_TSEL1_Pos) /*!< 0x00000010 */ 1282 #define DAC_CR_TSEL1_2 (0x4UL << DAC_CR_TSEL1_Pos) /*!< 0x00000020 */ 1283 1284 #define DAC_CR_WAVE1_Pos (6U) 1285 #define DAC_CR_WAVE1_Msk (0x3UL << DAC_CR_WAVE1_Pos) /*!< 0x000000C0 */ 1286 #define DAC_CR_WAVE1 DAC_CR_WAVE1_Msk /*!< WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */ 1287 #define DAC_CR_WAVE1_0 (0x1UL << DAC_CR_WAVE1_Pos) /*!< 0x00000040 */ 1288 #define DAC_CR_WAVE1_1 (0x2UL << DAC_CR_WAVE1_Pos) /*!< 0x00000080 */ 1289 1290 #define DAC_CR_MAMP1_Pos (8U) 1291 #define DAC_CR_MAMP1_Msk (0xFUL << DAC_CR_MAMP1_Pos) /*!< 0x00000F00 */ 1292 #define DAC_CR_MAMP1 DAC_CR_MAMP1_Msk /*!< MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */ 1293 #define DAC_CR_MAMP1_0 (0x1UL << DAC_CR_MAMP1_Pos) /*!< 0x00000100 */ 1294 #define DAC_CR_MAMP1_1 (0x2UL << DAC_CR_MAMP1_Pos) /*!< 0x00000200 */ 1295 #define DAC_CR_MAMP1_2 (0x4UL << DAC_CR_MAMP1_Pos) /*!< 0x00000400 */ 1296 #define DAC_CR_MAMP1_3 (0x8UL << DAC_CR_MAMP1_Pos) /*!< 0x00000800 */ 1297 1298 #define DAC_CR_DMAEN1_Pos (12U) 1299 #define DAC_CR_DMAEN1_Msk (0x1UL << DAC_CR_DMAEN1_Pos) /*!< 0x00001000 */ 1300 #define DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk /*!< DAC channel1 DMA enable */ 1301 #define DAC_CR_DMAUDRIE1_Pos (13U) 1302 #define DAC_CR_DMAUDRIE1_Msk (0x1UL << DAC_CR_DMAUDRIE1_Pos) /*!< 0x00002000 */ 1303 #define DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk /*!< DAC channel1 DMA Underrun interrupt enable */ 1304 1305 /***************** Bit definition for DAC_SWTRIGR register ******************/ 1306 #define DAC_SWTRIGR_SWTRIG1_Pos (0U) 1307 #define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos) /*!< 0x00000001 */ 1308 #define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk /*!< DAC channel1 software trigger */ 1309 1310 /***************** Bit definition for DAC_DHR12R1 register ******************/ 1311 #define DAC_DHR12R1_DACC1DHR_Pos (0U) 1312 #define DAC_DHR12R1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos) /*!< 0x00000FFF */ 1313 #define DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk /*!< DAC channel1 12-bit Right aligned data */ 1314 1315 /***************** Bit definition for DAC_DHR12L1 register ******************/ 1316 #define DAC_DHR12L1_DACC1DHR_Pos (4U) 1317 #define DAC_DHR12L1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos) /*!< 0x0000FFF0 */ 1318 #define DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk /*!< DAC channel1 12-bit Left aligned data */ 1319 1320 /****************** Bit definition for DAC_DHR8R1 register ******************/ 1321 #define DAC_DHR8R1_DACC1DHR_Pos (0U) 1322 #define DAC_DHR8R1_DACC1DHR_Msk (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos) /*!< 0x000000FF */ 1323 #define DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk /*!< DAC channel1 8-bit Right aligned data */ 1324 1325 /******************* Bit definition for DAC_DOR1 register *******************/ 1326 #define DAC_DOR1_DACC1DOR_Pos (0U) 1327 #define DAC_DOR1_DACC1DOR_Msk (0xFFFUL << DAC_DOR1_DACC1DOR_Pos) /*!< 0x00000FFF */ 1328 #define DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk /*!< DAC channel1 data output */ 1329 1330 /******************** Bit definition for DAC_SR register ********************/ 1331 #define DAC_SR_DMAUDR1_Pos (13U) 1332 #define DAC_SR_DMAUDR1_Msk (0x1UL << DAC_SR_DMAUDR1_Pos) /*!< 0x00002000 */ 1333 #define DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk /*!< DAC channel1 DMA underrun flag */ 1334 1335 /******************************************************************************/ 1336 /* */ 1337 /* Debug MCU (DBGMCU) */ 1338 /* */ 1339 /******************************************************************************/ 1340 1341 /**************** Bit definition for DBGMCU_IDCODE register *****************/ 1342 #define DBGMCU_IDCODE_DEV_ID_Pos (0U) 1343 #define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos) /*!< 0x00000FFF */ 1344 #define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk /*!< Device Identifier */ 1345 1346 #define DBGMCU_IDCODE_REV_ID_Pos (16U) 1347 #define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */ 1348 #define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk /*!< REV_ID[15:0] bits (Revision Identifier) */ 1349 #define DBGMCU_IDCODE_REV_ID_0 (0x0001UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00010000 */ 1350 #define DBGMCU_IDCODE_REV_ID_1 (0x0002UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00020000 */ 1351 #define DBGMCU_IDCODE_REV_ID_2 (0x0004UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00040000 */ 1352 #define DBGMCU_IDCODE_REV_ID_3 (0x0008UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00080000 */ 1353 #define DBGMCU_IDCODE_REV_ID_4 (0x0010UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00100000 */ 1354 #define DBGMCU_IDCODE_REV_ID_5 (0x0020UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00200000 */ 1355 #define DBGMCU_IDCODE_REV_ID_6 (0x0040UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00400000 */ 1356 #define DBGMCU_IDCODE_REV_ID_7 (0x0080UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00800000 */ 1357 #define DBGMCU_IDCODE_REV_ID_8 (0x0100UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x01000000 */ 1358 #define DBGMCU_IDCODE_REV_ID_9 (0x0200UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x02000000 */ 1359 #define DBGMCU_IDCODE_REV_ID_10 (0x0400UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x04000000 */ 1360 #define DBGMCU_IDCODE_REV_ID_11 (0x0800UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x08000000 */ 1361 #define DBGMCU_IDCODE_REV_ID_12 (0x1000UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x10000000 */ 1362 #define DBGMCU_IDCODE_REV_ID_13 (0x2000UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x20000000 */ 1363 #define DBGMCU_IDCODE_REV_ID_14 (0x4000UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x40000000 */ 1364 #define DBGMCU_IDCODE_REV_ID_15 (0x8000UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x80000000 */ 1365 1366 /****************** Bit definition for DBGMCU_CR register *******************/ 1367 #define DBGMCU_CR_DBG_Pos (0U) 1368 #define DBGMCU_CR_DBG_Msk (0x7UL << DBGMCU_CR_DBG_Pos) /*!< 0x00000007 */ 1369 #define DBGMCU_CR_DBG DBGMCU_CR_DBG_Msk /*!< Debug mode mask */ 1370 #define DBGMCU_CR_DBG_SLEEP_Pos (0U) 1371 #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */ 1372 #define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk /*!< Debug Sleep Mode */ 1373 #define DBGMCU_CR_DBG_STOP_Pos (1U) 1374 #define DBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos) /*!< 0x00000002 */ 1375 #define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk /*!< Debug Stop Mode */ 1376 #define DBGMCU_CR_DBG_STANDBY_Pos (2U) 1377 #define DBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos) /*!< 0x00000004 */ 1378 #define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk /*!< Debug Standby mode */ 1379 1380 /****************** Bit definition for DBGMCU_APB1_FZ register **************/ 1381 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U) 1382 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */ 1383 #define DBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk /*!< TIM2 counter stopped when core is halted */ 1384 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U) 1385 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) /*!< 0x00000010 */ 1386 #define DBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk /*!< TIM6 counter stopped when core is halted */ 1387 #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U) 1388 #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) /*!< 0x00000400 */ 1389 #define DBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk /*!< RTC Calendar frozen when core is halted */ 1390 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U) 1391 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */ 1392 #define DBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk /*!< Debug Window Watchdog stopped when Core is halted */ 1393 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U) 1394 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */ 1395 #define DBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk /*!< Debug Independent Watchdog stopped when Core is halted */ 1396 #define DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos (21U) 1397 #define DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos) /*!< 0x00200000 */ 1398 #define DBGMCU_APB1_FZ_DBG_I2C1_STOP DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk /*!< I2C1 SMBUS timeout mode stopped when Core is halted */ 1399 #define DBGMCU_APB1_FZ_DBG_I2C2_STOP_Pos (22U) 1400 #define DBGMCU_APB1_FZ_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_STOP_Pos) /*!< 0x00400000 */ 1401 #define DBGMCU_APB1_FZ_DBG_I2C2_STOP DBGMCU_APB1_FZ_DBG_I2C2_STOP_Msk /*!< I2C2 SMBUS timeout mode stopped when Core is halted */ 1402 #define DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos (31U) 1403 #define DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos) /*!< 0x80000000 */ 1404 #define DBGMCU_APB1_FZ_DBG_LPTIMER_STOP DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk /*!< LPTIM1 counter stopped when core is halted */ 1405 /****************** Bit definition for DBGMCU_APB2_FZ register **************/ 1406 #define DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos (5U) 1407 #define DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos) /*!< 0x00000020 */ 1408 #define DBGMCU_APB2_FZ_DBG_TIM22_STOP DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk /*!< TIM22 counter stopped when core is halted */ 1409 #define DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos (2U) 1410 #define DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos) /*!< 0x00000004 */ 1411 #define DBGMCU_APB2_FZ_DBG_TIM21_STOP DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk /*!< TIM21 counter stopped when core is halted */ 1412 1413 /******************************************************************************/ 1414 /* */ 1415 /* DMA Controller (DMA) */ 1416 /* */ 1417 /******************************************************************************/ 1418 1419 /******************* Bit definition for DMA_ISR register ********************/ 1420 #define DMA_ISR_GIF1_Pos (0U) 1421 #define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */ 1422 #define DMA_ISR_GIF1 DMA_ISR_GIF1_Msk /*!< Channel 1 Global interrupt flag */ 1423 #define DMA_ISR_TCIF1_Pos (1U) 1424 #define DMA_ISR_TCIF1_Msk (0x1UL << DMA_ISR_TCIF1_Pos) /*!< 0x00000002 */ 1425 #define DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk /*!< Channel 1 Transfer Complete flag */ 1426 #define DMA_ISR_HTIF1_Pos (2U) 1427 #define DMA_ISR_HTIF1_Msk (0x1UL << DMA_ISR_HTIF1_Pos) /*!< 0x00000004 */ 1428 #define DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk /*!< Channel 1 Half Transfer flag */ 1429 #define DMA_ISR_TEIF1_Pos (3U) 1430 #define DMA_ISR_TEIF1_Msk (0x1UL << DMA_ISR_TEIF1_Pos) /*!< 0x00000008 */ 1431 #define DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk /*!< Channel 1 Transfer Error flag */ 1432 #define DMA_ISR_GIF2_Pos (4U) 1433 #define DMA_ISR_GIF2_Msk (0x1UL << DMA_ISR_GIF2_Pos) /*!< 0x00000010 */ 1434 #define DMA_ISR_GIF2 DMA_ISR_GIF2_Msk /*!< Channel 2 Global interrupt flag */ 1435 #define DMA_ISR_TCIF2_Pos (5U) 1436 #define DMA_ISR_TCIF2_Msk (0x1UL << DMA_ISR_TCIF2_Pos) /*!< 0x00000020 */ 1437 #define DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk /*!< Channel 2 Transfer Complete flag */ 1438 #define DMA_ISR_HTIF2_Pos (6U) 1439 #define DMA_ISR_HTIF2_Msk (0x1UL << DMA_ISR_HTIF2_Pos) /*!< 0x00000040 */ 1440 #define DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk /*!< Channel 2 Half Transfer flag */ 1441 #define DMA_ISR_TEIF2_Pos (7U) 1442 #define DMA_ISR_TEIF2_Msk (0x1UL << DMA_ISR_TEIF2_Pos) /*!< 0x00000080 */ 1443 #define DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk /*!< Channel 2 Transfer Error flag */ 1444 #define DMA_ISR_GIF3_Pos (8U) 1445 #define DMA_ISR_GIF3_Msk (0x1UL << DMA_ISR_GIF3_Pos) /*!< 0x00000100 */ 1446 #define DMA_ISR_GIF3 DMA_ISR_GIF3_Msk /*!< Channel 3 Global interrupt flag */ 1447 #define DMA_ISR_TCIF3_Pos (9U) 1448 #define DMA_ISR_TCIF3_Msk (0x1UL << DMA_ISR_TCIF3_Pos) /*!< 0x00000200 */ 1449 #define DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk /*!< Channel 3 Transfer Complete flag */ 1450 #define DMA_ISR_HTIF3_Pos (10U) 1451 #define DMA_ISR_HTIF3_Msk (0x1UL << DMA_ISR_HTIF3_Pos) /*!< 0x00000400 */ 1452 #define DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk /*!< Channel 3 Half Transfer flag */ 1453 #define DMA_ISR_TEIF3_Pos (11U) 1454 #define DMA_ISR_TEIF3_Msk (0x1UL << DMA_ISR_TEIF3_Pos) /*!< 0x00000800 */ 1455 #define DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk /*!< Channel 3 Transfer Error flag */ 1456 #define DMA_ISR_GIF4_Pos (12U) 1457 #define DMA_ISR_GIF4_Msk (0x1UL << DMA_ISR_GIF4_Pos) /*!< 0x00001000 */ 1458 #define DMA_ISR_GIF4 DMA_ISR_GIF4_Msk /*!< Channel 4 Global interrupt flag */ 1459 #define DMA_ISR_TCIF4_Pos (13U) 1460 #define DMA_ISR_TCIF4_Msk (0x1UL << DMA_ISR_TCIF4_Pos) /*!< 0x00002000 */ 1461 #define DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk /*!< Channel 4 Transfer Complete flag */ 1462 #define DMA_ISR_HTIF4_Pos (14U) 1463 #define DMA_ISR_HTIF4_Msk (0x1UL << DMA_ISR_HTIF4_Pos) /*!< 0x00004000 */ 1464 #define DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk /*!< Channel 4 Half Transfer flag */ 1465 #define DMA_ISR_TEIF4_Pos (15U) 1466 #define DMA_ISR_TEIF4_Msk (0x1UL << DMA_ISR_TEIF4_Pos) /*!< 0x00008000 */ 1467 #define DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk /*!< Channel 4 Transfer Error flag */ 1468 #define DMA_ISR_GIF5_Pos (16U) 1469 #define DMA_ISR_GIF5_Msk (0x1UL << DMA_ISR_GIF5_Pos) /*!< 0x00010000 */ 1470 #define DMA_ISR_GIF5 DMA_ISR_GIF5_Msk /*!< Channel 5 Global interrupt flag */ 1471 #define DMA_ISR_TCIF5_Pos (17U) 1472 #define DMA_ISR_TCIF5_Msk (0x1UL << DMA_ISR_TCIF5_Pos) /*!< 0x00020000 */ 1473 #define DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk /*!< Channel 5 Transfer Complete flag */ 1474 #define DMA_ISR_HTIF5_Pos (18U) 1475 #define DMA_ISR_HTIF5_Msk (0x1UL << DMA_ISR_HTIF5_Pos) /*!< 0x00040000 */ 1476 #define DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk /*!< Channel 5 Half Transfer flag */ 1477 #define DMA_ISR_TEIF5_Pos (19U) 1478 #define DMA_ISR_TEIF5_Msk (0x1UL << DMA_ISR_TEIF5_Pos) /*!< 0x00080000 */ 1479 #define DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk /*!< Channel 5 Transfer Error flag */ 1480 #define DMA_ISR_GIF6_Pos (20U) 1481 #define DMA_ISR_GIF6_Msk (0x1UL << DMA_ISR_GIF6_Pos) /*!< 0x00100000 */ 1482 #define DMA_ISR_GIF6 DMA_ISR_GIF6_Msk /*!< Channel 6 Global interrupt flag */ 1483 #define DMA_ISR_TCIF6_Pos (21U) 1484 #define DMA_ISR_TCIF6_Msk (0x1UL << DMA_ISR_TCIF6_Pos) /*!< 0x00200000 */ 1485 #define DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk /*!< Channel 6 Transfer Complete flag */ 1486 #define DMA_ISR_HTIF6_Pos (22U) 1487 #define DMA_ISR_HTIF6_Msk (0x1UL << DMA_ISR_HTIF6_Pos) /*!< 0x00400000 */ 1488 #define DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk /*!< Channel 6 Half Transfer flag */ 1489 #define DMA_ISR_TEIF6_Pos (23U) 1490 #define DMA_ISR_TEIF6_Msk (0x1UL << DMA_ISR_TEIF6_Pos) /*!< 0x00800000 */ 1491 #define DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk /*!< Channel 6 Transfer Error flag */ 1492 #define DMA_ISR_GIF7_Pos (24U) 1493 #define DMA_ISR_GIF7_Msk (0x1UL << DMA_ISR_GIF7_Pos) /*!< 0x01000000 */ 1494 #define DMA_ISR_GIF7 DMA_ISR_GIF7_Msk /*!< Channel 7 Global interrupt flag */ 1495 #define DMA_ISR_TCIF7_Pos (25U) 1496 #define DMA_ISR_TCIF7_Msk (0x1UL << DMA_ISR_TCIF7_Pos) /*!< 0x02000000 */ 1497 #define DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk /*!< Channel 7 Transfer Complete flag */ 1498 #define DMA_ISR_HTIF7_Pos (26U) 1499 #define DMA_ISR_HTIF7_Msk (0x1UL << DMA_ISR_HTIF7_Pos) /*!< 0x04000000 */ 1500 #define DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk /*!< Channel 7 Half Transfer flag */ 1501 #define DMA_ISR_TEIF7_Pos (27U) 1502 #define DMA_ISR_TEIF7_Msk (0x1UL << DMA_ISR_TEIF7_Pos) /*!< 0x08000000 */ 1503 #define DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk /*!< Channel 7 Transfer Error flag */ 1504 1505 /******************* Bit definition for DMA_IFCR register *******************/ 1506 #define DMA_IFCR_CGIF1_Pos (0U) 1507 #define DMA_IFCR_CGIF1_Msk (0x1UL << DMA_IFCR_CGIF1_Pos) /*!< 0x00000001 */ 1508 #define DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk /*!< Channel 1 Global interrupt clear */ 1509 #define DMA_IFCR_CTCIF1_Pos (1U) 1510 #define DMA_IFCR_CTCIF1_Msk (0x1UL << DMA_IFCR_CTCIF1_Pos) /*!< 0x00000002 */ 1511 #define DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk /*!< Channel 1 Transfer Complete clear */ 1512 #define DMA_IFCR_CHTIF1_Pos (2U) 1513 #define DMA_IFCR_CHTIF1_Msk (0x1UL << DMA_IFCR_CHTIF1_Pos) /*!< 0x00000004 */ 1514 #define DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk /*!< Channel 1 Half Transfer clear */ 1515 #define DMA_IFCR_CTEIF1_Pos (3U) 1516 #define DMA_IFCR_CTEIF1_Msk (0x1UL << DMA_IFCR_CTEIF1_Pos) /*!< 0x00000008 */ 1517 #define DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk /*!< Channel 1 Transfer Error clear */ 1518 #define DMA_IFCR_CGIF2_Pos (4U) 1519 #define DMA_IFCR_CGIF2_Msk (0x1UL << DMA_IFCR_CGIF2_Pos) /*!< 0x00000010 */ 1520 #define DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk /*!< Channel 2 Global interrupt clear */ 1521 #define DMA_IFCR_CTCIF2_Pos (5U) 1522 #define DMA_IFCR_CTCIF2_Msk (0x1UL << DMA_IFCR_CTCIF2_Pos) /*!< 0x00000020 */ 1523 #define DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk /*!< Channel 2 Transfer Complete clear */ 1524 #define DMA_IFCR_CHTIF2_Pos (6U) 1525 #define DMA_IFCR_CHTIF2_Msk (0x1UL << DMA_IFCR_CHTIF2_Pos) /*!< 0x00000040 */ 1526 #define DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk /*!< Channel 2 Half Transfer clear */ 1527 #define DMA_IFCR_CTEIF2_Pos (7U) 1528 #define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */ 1529 #define DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk /*!< Channel 2 Transfer Error clear */ 1530 #define DMA_IFCR_CGIF3_Pos (8U) 1531 #define DMA_IFCR_CGIF3_Msk (0x1UL << DMA_IFCR_CGIF3_Pos) /*!< 0x00000100 */ 1532 #define DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk /*!< Channel 3 Global interrupt clear */ 1533 #define DMA_IFCR_CTCIF3_Pos (9U) 1534 #define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */ 1535 #define DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk /*!< Channel 3 Transfer Complete clear */ 1536 #define DMA_IFCR_CHTIF3_Pos (10U) 1537 #define DMA_IFCR_CHTIF3_Msk (0x1UL << DMA_IFCR_CHTIF3_Pos) /*!< 0x00000400 */ 1538 #define DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk /*!< Channel 3 Half Transfer clear */ 1539 #define DMA_IFCR_CTEIF3_Pos (11U) 1540 #define DMA_IFCR_CTEIF3_Msk (0x1UL << DMA_IFCR_CTEIF3_Pos) /*!< 0x00000800 */ 1541 #define DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk /*!< Channel 3 Transfer Error clear */ 1542 #define DMA_IFCR_CGIF4_Pos (12U) 1543 #define DMA_IFCR_CGIF4_Msk (0x1UL << DMA_IFCR_CGIF4_Pos) /*!< 0x00001000 */ 1544 #define DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk /*!< Channel 4 Global interrupt clear */ 1545 #define DMA_IFCR_CTCIF4_Pos (13U) 1546 #define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */ 1547 #define DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk /*!< Channel 4 Transfer Complete clear */ 1548 #define DMA_IFCR_CHTIF4_Pos (14U) 1549 #define DMA_IFCR_CHTIF4_Msk (0x1UL << DMA_IFCR_CHTIF4_Pos) /*!< 0x00004000 */ 1550 #define DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk /*!< Channel 4 Half Transfer clear */ 1551 #define DMA_IFCR_CTEIF4_Pos (15U) 1552 #define DMA_IFCR_CTEIF4_Msk (0x1UL << DMA_IFCR_CTEIF4_Pos) /*!< 0x00008000 */ 1553 #define DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk /*!< Channel 4 Transfer Error clear */ 1554 #define DMA_IFCR_CGIF5_Pos (16U) 1555 #define DMA_IFCR_CGIF5_Msk (0x1UL << DMA_IFCR_CGIF5_Pos) /*!< 0x00010000 */ 1556 #define DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk /*!< Channel 5 Global interrupt clear */ 1557 #define DMA_IFCR_CTCIF5_Pos (17U) 1558 #define DMA_IFCR_CTCIF5_Msk (0x1UL << DMA_IFCR_CTCIF5_Pos) /*!< 0x00020000 */ 1559 #define DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk /*!< Channel 5 Transfer Complete clear */ 1560 #define DMA_IFCR_CHTIF5_Pos (18U) 1561 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */ 1562 #define DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk /*!< Channel 5 Half Transfer clear */ 1563 #define DMA_IFCR_CTEIF5_Pos (19U) 1564 #define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */ 1565 #define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Transfer Error clear */ 1566 #define DMA_IFCR_CGIF6_Pos (20U) 1567 #define DMA_IFCR_CGIF6_Msk (0x1UL << DMA_IFCR_CGIF6_Pos) /*!< 0x00100000 */ 1568 #define DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk /*!< Channel 6 Global interrupt clear */ 1569 #define DMA_IFCR_CTCIF6_Pos (21U) 1570 #define DMA_IFCR_CTCIF6_Msk (0x1UL << DMA_IFCR_CTCIF6_Pos) /*!< 0x00200000 */ 1571 #define DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk /*!< Channel 6 Transfer Complete clear */ 1572 #define DMA_IFCR_CHTIF6_Pos (22U) 1573 #define DMA_IFCR_CHTIF6_Msk (0x1UL << DMA_IFCR_CHTIF6_Pos) /*!< 0x00400000 */ 1574 #define DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk /*!< Channel 6 Half Transfer clear */ 1575 #define DMA_IFCR_CTEIF6_Pos (23U) 1576 #define DMA_IFCR_CTEIF6_Msk (0x1UL << DMA_IFCR_CTEIF6_Pos) /*!< 0x00800000 */ 1577 #define DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk /*!< Channel 6 Transfer Error clear */ 1578 #define DMA_IFCR_CGIF7_Pos (24U) 1579 #define DMA_IFCR_CGIF7_Msk (0x1UL << DMA_IFCR_CGIF7_Pos) /*!< 0x01000000 */ 1580 #define DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk /*!< Channel 7 Global interrupt clear */ 1581 #define DMA_IFCR_CTCIF7_Pos (25U) 1582 #define DMA_IFCR_CTCIF7_Msk (0x1UL << DMA_IFCR_CTCIF7_Pos) /*!< 0x02000000 */ 1583 #define DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk /*!< Channel 7 Transfer Complete clear */ 1584 #define DMA_IFCR_CHTIF7_Pos (26U) 1585 #define DMA_IFCR_CHTIF7_Msk (0x1UL << DMA_IFCR_CHTIF7_Pos) /*!< 0x04000000 */ 1586 #define DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk /*!< Channel 7 Half Transfer clear */ 1587 #define DMA_IFCR_CTEIF7_Pos (27U) 1588 #define DMA_IFCR_CTEIF7_Msk (0x1UL << DMA_IFCR_CTEIF7_Pos) /*!< 0x08000000 */ 1589 #define DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk /*!< Channel 7 Transfer Error clear */ 1590 1591 /******************* Bit definition for DMA_CCR register ********************/ 1592 #define DMA_CCR_EN_Pos (0U) 1593 #define DMA_CCR_EN_Msk (0x1UL << DMA_CCR_EN_Pos) /*!< 0x00000001 */ 1594 #define DMA_CCR_EN DMA_CCR_EN_Msk /*!< Channel enable */ 1595 #define DMA_CCR_TCIE_Pos (1U) 1596 #define DMA_CCR_TCIE_Msk (0x1UL << DMA_CCR_TCIE_Pos) /*!< 0x00000002 */ 1597 #define DMA_CCR_TCIE DMA_CCR_TCIE_Msk /*!< Transfer complete interrupt enable */ 1598 #define DMA_CCR_HTIE_Pos (2U) 1599 #define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */ 1600 #define DMA_CCR_HTIE DMA_CCR_HTIE_Msk /*!< Half Transfer interrupt enable */ 1601 #define DMA_CCR_TEIE_Pos (3U) 1602 #define DMA_CCR_TEIE_Msk (0x1UL << DMA_CCR_TEIE_Pos) /*!< 0x00000008 */ 1603 #define DMA_CCR_TEIE DMA_CCR_TEIE_Msk /*!< Transfer error interrupt enable */ 1604 #define DMA_CCR_DIR_Pos (4U) 1605 #define DMA_CCR_DIR_Msk (0x1UL << DMA_CCR_DIR_Pos) /*!< 0x00000010 */ 1606 #define DMA_CCR_DIR DMA_CCR_DIR_Msk /*!< Data transfer direction */ 1607 #define DMA_CCR_CIRC_Pos (5U) 1608 #define DMA_CCR_CIRC_Msk (0x1UL << DMA_CCR_CIRC_Pos) /*!< 0x00000020 */ 1609 #define DMA_CCR_CIRC DMA_CCR_CIRC_Msk /*!< Circular mode */ 1610 #define DMA_CCR_PINC_Pos (6U) 1611 #define DMA_CCR_PINC_Msk (0x1UL << DMA_CCR_PINC_Pos) /*!< 0x00000040 */ 1612 #define DMA_CCR_PINC DMA_CCR_PINC_Msk /*!< Peripheral increment mode */ 1613 #define DMA_CCR_MINC_Pos (7U) 1614 #define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */ 1615 #define DMA_CCR_MINC DMA_CCR_MINC_Msk /*!< Memory increment mode */ 1616 1617 #define DMA_CCR_PSIZE_Pos (8U) 1618 #define DMA_CCR_PSIZE_Msk (0x3UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000300 */ 1619 #define DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk /*!< PSIZE[1:0] bits (Peripheral size) */ 1620 #define DMA_CCR_PSIZE_0 (0x1UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000100 */ 1621 #define DMA_CCR_PSIZE_1 (0x2UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000200 */ 1622 1623 #define DMA_CCR_MSIZE_Pos (10U) 1624 #define DMA_CCR_MSIZE_Msk (0x3UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000C00 */ 1625 #define DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk /*!< MSIZE[1:0] bits (Memory size) */ 1626 #define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ 1627 #define DMA_CCR_MSIZE_1 (0x2UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000800 */ 1628 1629 #define DMA_CCR_PL_Pos (12U) 1630 #define DMA_CCR_PL_Msk (0x3UL << DMA_CCR_PL_Pos) /*!< 0x00003000 */ 1631 #define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Channel Priority level)*/ 1632 #define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) /*!< 0x00001000 */ 1633 #define DMA_CCR_PL_1 (0x2UL << DMA_CCR_PL_Pos) /*!< 0x00002000 */ 1634 1635 #define DMA_CCR_MEM2MEM_Pos (14U) 1636 #define DMA_CCR_MEM2MEM_Msk (0x1UL << DMA_CCR_MEM2MEM_Pos) /*!< 0x00004000 */ 1637 #define DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk /*!< Memory to memory mode */ 1638 1639 /****************** Bit definition for DMA_CNDTR register *******************/ 1640 #define DMA_CNDTR_NDT_Pos (0U) 1641 #define DMA_CNDTR_NDT_Msk (0xFFFFUL << DMA_CNDTR_NDT_Pos) /*!< 0x0000FFFF */ 1642 #define DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk /*!< Number of data to Transfer */ 1643 1644 /****************** Bit definition for DMA_CPAR register ********************/ 1645 #define DMA_CPAR_PA_Pos (0U) 1646 #define DMA_CPAR_PA_Msk (0xFFFFFFFFUL << DMA_CPAR_PA_Pos) /*!< 0xFFFFFFFF */ 1647 #define DMA_CPAR_PA DMA_CPAR_PA_Msk /*!< Peripheral Address */ 1648 1649 /****************** Bit definition for DMA_CMAR register ********************/ 1650 #define DMA_CMAR_MA_Pos (0U) 1651 #define DMA_CMAR_MA_Msk (0xFFFFFFFFUL << DMA_CMAR_MA_Pos) /*!< 0xFFFFFFFF */ 1652 #define DMA_CMAR_MA DMA_CMAR_MA_Msk /*!< Memory Address */ 1653 1654 1655 /******************* Bit definition for DMA_CSELR register *******************/ 1656 #define DMA_CSELR_C1S_Pos (0U) 1657 #define DMA_CSELR_C1S_Msk (0xFUL << DMA_CSELR_C1S_Pos) /*!< 0x0000000F */ 1658 #define DMA_CSELR_C1S DMA_CSELR_C1S_Msk /*!< Channel 1 Selection */ 1659 #define DMA_CSELR_C2S_Pos (4U) 1660 #define DMA_CSELR_C2S_Msk (0xFUL << DMA_CSELR_C2S_Pos) /*!< 0x000000F0 */ 1661 #define DMA_CSELR_C2S DMA_CSELR_C2S_Msk /*!< Channel 2 Selection */ 1662 #define DMA_CSELR_C3S_Pos (8U) 1663 #define DMA_CSELR_C3S_Msk (0xFUL << DMA_CSELR_C3S_Pos) /*!< 0x00000F00 */ 1664 #define DMA_CSELR_C3S DMA_CSELR_C3S_Msk /*!< Channel 3 Selection */ 1665 #define DMA_CSELR_C4S_Pos (12U) 1666 #define DMA_CSELR_C4S_Msk (0xFUL << DMA_CSELR_C4S_Pos) /*!< 0x0000F000 */ 1667 #define DMA_CSELR_C4S DMA_CSELR_C4S_Msk /*!< Channel 4 Selection */ 1668 #define DMA_CSELR_C5S_Pos (16U) 1669 #define DMA_CSELR_C5S_Msk (0xFUL << DMA_CSELR_C5S_Pos) /*!< 0x000F0000 */ 1670 #define DMA_CSELR_C5S DMA_CSELR_C5S_Msk /*!< Channel 5 Selection */ 1671 #define DMA_CSELR_C6S_Pos (20U) 1672 #define DMA_CSELR_C6S_Msk (0xFUL << DMA_CSELR_C6S_Pos) /*!< 0x00F00000 */ 1673 #define DMA_CSELR_C6S DMA_CSELR_C6S_Msk /*!< Channel 6 Selection */ 1674 #define DMA_CSELR_C7S_Pos (24U) 1675 #define DMA_CSELR_C7S_Msk (0xFUL << DMA_CSELR_C7S_Pos) /*!< 0x0F000000 */ 1676 #define DMA_CSELR_C7S DMA_CSELR_C7S_Msk /*!< Channel 7 Selection */ 1677 1678 /******************************************************************************/ 1679 /* */ 1680 /* External Interrupt/Event Controller (EXTI) */ 1681 /* */ 1682 /******************************************************************************/ 1683 1684 /******************* Bit definition for EXTI_IMR register *******************/ 1685 #define EXTI_IMR_IM0_Pos (0U) 1686 #define EXTI_IMR_IM0_Msk (0x1UL << EXTI_IMR_IM0_Pos) /*!< 0x00000001 */ 1687 #define EXTI_IMR_IM0 EXTI_IMR_IM0_Msk /*!< Interrupt Mask on line 0 */ 1688 #define EXTI_IMR_IM1_Pos (1U) 1689 #define EXTI_IMR_IM1_Msk (0x1UL << EXTI_IMR_IM1_Pos) /*!< 0x00000002 */ 1690 #define EXTI_IMR_IM1 EXTI_IMR_IM1_Msk /*!< Interrupt Mask on line 1 */ 1691 #define EXTI_IMR_IM2_Pos (2U) 1692 #define EXTI_IMR_IM2_Msk (0x1UL << EXTI_IMR_IM2_Pos) /*!< 0x00000004 */ 1693 #define EXTI_IMR_IM2 EXTI_IMR_IM2_Msk /*!< Interrupt Mask on line 2 */ 1694 #define EXTI_IMR_IM3_Pos (3U) 1695 #define EXTI_IMR_IM3_Msk (0x1UL << EXTI_IMR_IM3_Pos) /*!< 0x00000008 */ 1696 #define EXTI_IMR_IM3 EXTI_IMR_IM3_Msk /*!< Interrupt Mask on line 3 */ 1697 #define EXTI_IMR_IM4_Pos (4U) 1698 #define EXTI_IMR_IM4_Msk (0x1UL << EXTI_IMR_IM4_Pos) /*!< 0x00000010 */ 1699 #define EXTI_IMR_IM4 EXTI_IMR_IM4_Msk /*!< Interrupt Mask on line 4 */ 1700 #define EXTI_IMR_IM5_Pos (5U) 1701 #define EXTI_IMR_IM5_Msk (0x1UL << EXTI_IMR_IM5_Pos) /*!< 0x00000020 */ 1702 #define EXTI_IMR_IM5 EXTI_IMR_IM5_Msk /*!< Interrupt Mask on line 5 */ 1703 #define EXTI_IMR_IM6_Pos (6U) 1704 #define EXTI_IMR_IM6_Msk (0x1UL << EXTI_IMR_IM6_Pos) /*!< 0x00000040 */ 1705 #define EXTI_IMR_IM6 EXTI_IMR_IM6_Msk /*!< Interrupt Mask on line 6 */ 1706 #define EXTI_IMR_IM7_Pos (7U) 1707 #define EXTI_IMR_IM7_Msk (0x1UL << EXTI_IMR_IM7_Pos) /*!< 0x00000080 */ 1708 #define EXTI_IMR_IM7 EXTI_IMR_IM7_Msk /*!< Interrupt Mask on line 7 */ 1709 #define EXTI_IMR_IM8_Pos (8U) 1710 #define EXTI_IMR_IM8_Msk (0x1UL << EXTI_IMR_IM8_Pos) /*!< 0x00000100 */ 1711 #define EXTI_IMR_IM8 EXTI_IMR_IM8_Msk /*!< Interrupt Mask on line 8 */ 1712 #define EXTI_IMR_IM9_Pos (9U) 1713 #define EXTI_IMR_IM9_Msk (0x1UL << EXTI_IMR_IM9_Pos) /*!< 0x00000200 */ 1714 #define EXTI_IMR_IM9 EXTI_IMR_IM9_Msk /*!< Interrupt Mask on line 9 */ 1715 #define EXTI_IMR_IM10_Pos (10U) 1716 #define EXTI_IMR_IM10_Msk (0x1UL << EXTI_IMR_IM10_Pos) /*!< 0x00000400 */ 1717 #define EXTI_IMR_IM10 EXTI_IMR_IM10_Msk /*!< Interrupt Mask on line 10 */ 1718 #define EXTI_IMR_IM11_Pos (11U) 1719 #define EXTI_IMR_IM11_Msk (0x1UL << EXTI_IMR_IM11_Pos) /*!< 0x00000800 */ 1720 #define EXTI_IMR_IM11 EXTI_IMR_IM11_Msk /*!< Interrupt Mask on line 11 */ 1721 #define EXTI_IMR_IM12_Pos (12U) 1722 #define EXTI_IMR_IM12_Msk (0x1UL << EXTI_IMR_IM12_Pos) /*!< 0x00001000 */ 1723 #define EXTI_IMR_IM12 EXTI_IMR_IM12_Msk /*!< Interrupt Mask on line 12 */ 1724 #define EXTI_IMR_IM13_Pos (13U) 1725 #define EXTI_IMR_IM13_Msk (0x1UL << EXTI_IMR_IM13_Pos) /*!< 0x00002000 */ 1726 #define EXTI_IMR_IM13 EXTI_IMR_IM13_Msk /*!< Interrupt Mask on line 13 */ 1727 #define EXTI_IMR_IM14_Pos (14U) 1728 #define EXTI_IMR_IM14_Msk (0x1UL << EXTI_IMR_IM14_Pos) /*!< 0x00004000 */ 1729 #define EXTI_IMR_IM14 EXTI_IMR_IM14_Msk /*!< Interrupt Mask on line 14 */ 1730 #define EXTI_IMR_IM15_Pos (15U) 1731 #define EXTI_IMR_IM15_Msk (0x1UL << EXTI_IMR_IM15_Pos) /*!< 0x00008000 */ 1732 #define EXTI_IMR_IM15 EXTI_IMR_IM15_Msk /*!< Interrupt Mask on line 15 */ 1733 #define EXTI_IMR_IM16_Pos (16U) 1734 #define EXTI_IMR_IM16_Msk (0x1UL << EXTI_IMR_IM16_Pos) /*!< 0x00010000 */ 1735 #define EXTI_IMR_IM16 EXTI_IMR_IM16_Msk /*!< Interrupt Mask on line 16 */ 1736 #define EXTI_IMR_IM17_Pos (17U) 1737 #define EXTI_IMR_IM17_Msk (0x1UL << EXTI_IMR_IM17_Pos) /*!< 0x00020000 */ 1738 #define EXTI_IMR_IM17 EXTI_IMR_IM17_Msk /*!< Interrupt Mask on line 17 */ 1739 #define EXTI_IMR_IM18_Pos (18U) 1740 #define EXTI_IMR_IM18_Msk (0x1UL << EXTI_IMR_IM18_Pos) /*!< 0x00040000 */ 1741 #define EXTI_IMR_IM18 EXTI_IMR_IM18_Msk /*!< Interrupt Mask on line 18 */ 1742 #define EXTI_IMR_IM19_Pos (19U) 1743 #define EXTI_IMR_IM19_Msk (0x1UL << EXTI_IMR_IM19_Pos) /*!< 0x00080000 */ 1744 #define EXTI_IMR_IM19 EXTI_IMR_IM19_Msk /*!< Interrupt Mask on line 19 */ 1745 #define EXTI_IMR_IM20_Pos (20U) 1746 #define EXTI_IMR_IM20_Msk (0x1UL << EXTI_IMR_IM20_Pos) /*!< 0x00100000 */ 1747 #define EXTI_IMR_IM20 EXTI_IMR_IM20_Msk /*!< Interrupt Mask on line 20 */ 1748 #define EXTI_IMR_IM21_Pos (21U) 1749 #define EXTI_IMR_IM21_Msk (0x1UL << EXTI_IMR_IM21_Pos) /*!< 0x00200000 */ 1750 #define EXTI_IMR_IM21 EXTI_IMR_IM21_Msk /*!< Interrupt Mask on line 21 */ 1751 #define EXTI_IMR_IM22_Pos (22U) 1752 #define EXTI_IMR_IM22_Msk (0x1UL << EXTI_IMR_IM22_Pos) /*!< 0x00400000 */ 1753 #define EXTI_IMR_IM22 EXTI_IMR_IM22_Msk /*!< Interrupt Mask on line 22 */ 1754 #define EXTI_IMR_IM23_Pos (23U) 1755 #define EXTI_IMR_IM23_Msk (0x1UL << EXTI_IMR_IM23_Pos) /*!< 0x00800000 */ 1756 #define EXTI_IMR_IM23 EXTI_IMR_IM23_Msk /*!< Interrupt Mask on line 23 */ 1757 #define EXTI_IMR_IM25_Pos (25U) 1758 #define EXTI_IMR_IM25_Msk (0x1UL << EXTI_IMR_IM25_Pos) /*!< 0x02000000 */ 1759 #define EXTI_IMR_IM25 EXTI_IMR_IM25_Msk /*!< Interrupt Mask on line 25 */ 1760 #define EXTI_IMR_IM26_Pos (26U) 1761 #define EXTI_IMR_IM26_Msk (0x1UL << EXTI_IMR_IM26_Pos) /*!< 0x04000000 */ 1762 #define EXTI_IMR_IM26 EXTI_IMR_IM26_Msk /*!< Interrupt Mask on line 26 */ 1763 #define EXTI_IMR_IM28_Pos (28U) 1764 #define EXTI_IMR_IM28_Msk (0x1UL << EXTI_IMR_IM28_Pos) /*!< 0x10000000 */ 1765 #define EXTI_IMR_IM28 EXTI_IMR_IM28_Msk /*!< Interrupt Mask on line 28 */ 1766 #define EXTI_IMR_IM29_Pos (29U) 1767 #define EXTI_IMR_IM29_Msk (0x1UL << EXTI_IMR_IM29_Pos) /*!< 0x20000000 */ 1768 #define EXTI_IMR_IM29 EXTI_IMR_IM29_Msk /*!< Interrupt Mask on line 29 */ 1769 1770 #define EXTI_IMR_IM_Pos (0U) 1771 #define EXTI_IMR_IM_Msk (0x36FFFFFFUL << EXTI_IMR_IM_Pos) /*!< 0x36FFFFFF */ 1772 #define EXTI_IMR_IM EXTI_IMR_IM_Msk /*!< Interrupt Mask All */ 1773 1774 /****************** Bit definition for EXTI_EMR register ********************/ 1775 #define EXTI_EMR_EM0_Pos (0U) 1776 #define EXTI_EMR_EM0_Msk (0x1UL << EXTI_EMR_EM0_Pos) /*!< 0x00000001 */ 1777 #define EXTI_EMR_EM0 EXTI_EMR_EM0_Msk /*!< Event Mask on line 0 */ 1778 #define EXTI_EMR_EM1_Pos (1U) 1779 #define EXTI_EMR_EM1_Msk (0x1UL << EXTI_EMR_EM1_Pos) /*!< 0x00000002 */ 1780 #define EXTI_EMR_EM1 EXTI_EMR_EM1_Msk /*!< Event Mask on line 1 */ 1781 #define EXTI_EMR_EM2_Pos (2U) 1782 #define EXTI_EMR_EM2_Msk (0x1UL << EXTI_EMR_EM2_Pos) /*!< 0x00000004 */ 1783 #define EXTI_EMR_EM2 EXTI_EMR_EM2_Msk /*!< Event Mask on line 2 */ 1784 #define EXTI_EMR_EM3_Pos (3U) 1785 #define EXTI_EMR_EM3_Msk (0x1UL << EXTI_EMR_EM3_Pos) /*!< 0x00000008 */ 1786 #define EXTI_EMR_EM3 EXTI_EMR_EM3_Msk /*!< Event Mask on line 3 */ 1787 #define EXTI_EMR_EM4_Pos (4U) 1788 #define EXTI_EMR_EM4_Msk (0x1UL << EXTI_EMR_EM4_Pos) /*!< 0x00000010 */ 1789 #define EXTI_EMR_EM4 EXTI_EMR_EM4_Msk /*!< Event Mask on line 4 */ 1790 #define EXTI_EMR_EM5_Pos (5U) 1791 #define EXTI_EMR_EM5_Msk (0x1UL << EXTI_EMR_EM5_Pos) /*!< 0x00000020 */ 1792 #define EXTI_EMR_EM5 EXTI_EMR_EM5_Msk /*!< Event Mask on line 5 */ 1793 #define EXTI_EMR_EM6_Pos (6U) 1794 #define EXTI_EMR_EM6_Msk (0x1UL << EXTI_EMR_EM6_Pos) /*!< 0x00000040 */ 1795 #define EXTI_EMR_EM6 EXTI_EMR_EM6_Msk /*!< Event Mask on line 6 */ 1796 #define EXTI_EMR_EM7_Pos (7U) 1797 #define EXTI_EMR_EM7_Msk (0x1UL << EXTI_EMR_EM7_Pos) /*!< 0x00000080 */ 1798 #define EXTI_EMR_EM7 EXTI_EMR_EM7_Msk /*!< Event Mask on line 7 */ 1799 #define EXTI_EMR_EM8_Pos (8U) 1800 #define EXTI_EMR_EM8_Msk (0x1UL << EXTI_EMR_EM8_Pos) /*!< 0x00000100 */ 1801 #define EXTI_EMR_EM8 EXTI_EMR_EM8_Msk /*!< Event Mask on line 8 */ 1802 #define EXTI_EMR_EM9_Pos (9U) 1803 #define EXTI_EMR_EM9_Msk (0x1UL << EXTI_EMR_EM9_Pos) /*!< 0x00000200 */ 1804 #define EXTI_EMR_EM9 EXTI_EMR_EM9_Msk /*!< Event Mask on line 9 */ 1805 #define EXTI_EMR_EM10_Pos (10U) 1806 #define EXTI_EMR_EM10_Msk (0x1UL << EXTI_EMR_EM10_Pos) /*!< 0x00000400 */ 1807 #define EXTI_EMR_EM10 EXTI_EMR_EM10_Msk /*!< Event Mask on line 10 */ 1808 #define EXTI_EMR_EM11_Pos (11U) 1809 #define EXTI_EMR_EM11_Msk (0x1UL << EXTI_EMR_EM11_Pos) /*!< 0x00000800 */ 1810 #define EXTI_EMR_EM11 EXTI_EMR_EM11_Msk /*!< Event Mask on line 11 */ 1811 #define EXTI_EMR_EM12_Pos (12U) 1812 #define EXTI_EMR_EM12_Msk (0x1UL << EXTI_EMR_EM12_Pos) /*!< 0x00001000 */ 1813 #define EXTI_EMR_EM12 EXTI_EMR_EM12_Msk /*!< Event Mask on line 12 */ 1814 #define EXTI_EMR_EM13_Pos (13U) 1815 #define EXTI_EMR_EM13_Msk (0x1UL << EXTI_EMR_EM13_Pos) /*!< 0x00002000 */ 1816 #define EXTI_EMR_EM13 EXTI_EMR_EM13_Msk /*!< Event Mask on line 13 */ 1817 #define EXTI_EMR_EM14_Pos (14U) 1818 #define EXTI_EMR_EM14_Msk (0x1UL << EXTI_EMR_EM14_Pos) /*!< 0x00004000 */ 1819 #define EXTI_EMR_EM14 EXTI_EMR_EM14_Msk /*!< Event Mask on line 14 */ 1820 #define EXTI_EMR_EM15_Pos (15U) 1821 #define EXTI_EMR_EM15_Msk (0x1UL << EXTI_EMR_EM15_Pos) /*!< 0x00008000 */ 1822 #define EXTI_EMR_EM15 EXTI_EMR_EM15_Msk /*!< Event Mask on line 15 */ 1823 #define EXTI_EMR_EM16_Pos (16U) 1824 #define EXTI_EMR_EM16_Msk (0x1UL << EXTI_EMR_EM16_Pos) /*!< 0x00010000 */ 1825 #define EXTI_EMR_EM16 EXTI_EMR_EM16_Msk /*!< Event Mask on line 16 */ 1826 #define EXTI_EMR_EM17_Pos (17U) 1827 #define EXTI_EMR_EM17_Msk (0x1UL << EXTI_EMR_EM17_Pos) /*!< 0x00020000 */ 1828 #define EXTI_EMR_EM17 EXTI_EMR_EM17_Msk /*!< Event Mask on line 17 */ 1829 #define EXTI_EMR_EM18_Pos (18U) 1830 #define EXTI_EMR_EM18_Msk (0x1UL << EXTI_EMR_EM18_Pos) /*!< 0x00040000 */ 1831 #define EXTI_EMR_EM18 EXTI_EMR_EM18_Msk /*!< Event Mask on line 18 */ 1832 #define EXTI_EMR_EM19_Pos (19U) 1833 #define EXTI_EMR_EM19_Msk (0x1UL << EXTI_EMR_EM19_Pos) /*!< 0x00080000 */ 1834 #define EXTI_EMR_EM19 EXTI_EMR_EM19_Msk /*!< Event Mask on line 19 */ 1835 #define EXTI_EMR_EM20_Pos (20U) 1836 #define EXTI_EMR_EM20_Msk (0x1UL << EXTI_EMR_EM20_Pos) /*!< 0x00100000 */ 1837 #define EXTI_EMR_EM20 EXTI_EMR_EM20_Msk /*!< Event Mask on line 20 */ 1838 #define EXTI_EMR_EM21_Pos (21U) 1839 #define EXTI_EMR_EM21_Msk (0x1UL << EXTI_EMR_EM21_Pos) /*!< 0x00200000 */ 1840 #define EXTI_EMR_EM21 EXTI_EMR_EM21_Msk /*!< Event Mask on line 21 */ 1841 #define EXTI_EMR_EM22_Pos (22U) 1842 #define EXTI_EMR_EM22_Msk (0x1UL << EXTI_EMR_EM22_Pos) /*!< 0x00400000 */ 1843 #define EXTI_EMR_EM22 EXTI_EMR_EM22_Msk /*!< Event Mask on line 22 */ 1844 #define EXTI_EMR_EM23_Pos (23U) 1845 #define EXTI_EMR_EM23_Msk (0x1UL << EXTI_EMR_EM23_Pos) /*!< 0x00800000 */ 1846 #define EXTI_EMR_EM23 EXTI_EMR_EM23_Msk /*!< Event Mask on line 23 */ 1847 #define EXTI_EMR_EM25_Pos (25U) 1848 #define EXTI_EMR_EM25_Msk (0x1UL << EXTI_EMR_EM25_Pos) /*!< 0x02000000 */ 1849 #define EXTI_EMR_EM25 EXTI_EMR_EM25_Msk /*!< Event Mask on line 25 */ 1850 #define EXTI_EMR_EM26_Pos (26U) 1851 #define EXTI_EMR_EM26_Msk (0x1UL << EXTI_EMR_EM26_Pos) /*!< 0x04000000 */ 1852 #define EXTI_EMR_EM26 EXTI_EMR_EM26_Msk /*!< Event Mask on line 26 */ 1853 #define EXTI_EMR_EM28_Pos (28U) 1854 #define EXTI_EMR_EM28_Msk (0x1UL << EXTI_EMR_EM28_Pos) /*!< 0x10000000 */ 1855 #define EXTI_EMR_EM28 EXTI_EMR_EM28_Msk /*!< Event Mask on line 28 */ 1856 #define EXTI_EMR_EM29_Pos (29U) 1857 #define EXTI_EMR_EM29_Msk (0x1UL << EXTI_EMR_EM29_Pos) /*!< 0x20000000 */ 1858 #define EXTI_EMR_EM29 EXTI_EMR_EM29_Msk /*!< Event Mask on line 29 */ 1859 1860 /******************* Bit definition for EXTI_RTSR register ******************/ 1861 #define EXTI_RTSR_RT0_Pos (0U) 1862 #define EXTI_RTSR_RT0_Msk (0x1UL << EXTI_RTSR_RT0_Pos) /*!< 0x00000001 */ 1863 #define EXTI_RTSR_RT0 EXTI_RTSR_RT0_Msk /*!< Rising trigger event configuration bit of line 0 */ 1864 #define EXTI_RTSR_RT1_Pos (1U) 1865 #define EXTI_RTSR_RT1_Msk (0x1UL << EXTI_RTSR_RT1_Pos) /*!< 0x00000002 */ 1866 #define EXTI_RTSR_RT1 EXTI_RTSR_RT1_Msk /*!< Rising trigger event configuration bit of line 1 */ 1867 #define EXTI_RTSR_RT2_Pos (2U) 1868 #define EXTI_RTSR_RT2_Msk (0x1UL << EXTI_RTSR_RT2_Pos) /*!< 0x00000004 */ 1869 #define EXTI_RTSR_RT2 EXTI_RTSR_RT2_Msk /*!< Rising trigger event configuration bit of line 2 */ 1870 #define EXTI_RTSR_RT3_Pos (3U) 1871 #define EXTI_RTSR_RT3_Msk (0x1UL << EXTI_RTSR_RT3_Pos) /*!< 0x00000008 */ 1872 #define EXTI_RTSR_RT3 EXTI_RTSR_RT3_Msk /*!< Rising trigger event configuration bit of line 3 */ 1873 #define EXTI_RTSR_RT4_Pos (4U) 1874 #define EXTI_RTSR_RT4_Msk (0x1UL << EXTI_RTSR_RT4_Pos) /*!< 0x00000010 */ 1875 #define EXTI_RTSR_RT4 EXTI_RTSR_RT4_Msk /*!< Rising trigger event configuration bit of line 4 */ 1876 #define EXTI_RTSR_RT5_Pos (5U) 1877 #define EXTI_RTSR_RT5_Msk (0x1UL << EXTI_RTSR_RT5_Pos) /*!< 0x00000020 */ 1878 #define EXTI_RTSR_RT5 EXTI_RTSR_RT5_Msk /*!< Rising trigger event configuration bit of line 5 */ 1879 #define EXTI_RTSR_RT6_Pos (6U) 1880 #define EXTI_RTSR_RT6_Msk (0x1UL << EXTI_RTSR_RT6_Pos) /*!< 0x00000040 */ 1881 #define EXTI_RTSR_RT6 EXTI_RTSR_RT6_Msk /*!< Rising trigger event configuration bit of line 6 */ 1882 #define EXTI_RTSR_RT7_Pos (7U) 1883 #define EXTI_RTSR_RT7_Msk (0x1UL << EXTI_RTSR_RT7_Pos) /*!< 0x00000080 */ 1884 #define EXTI_RTSR_RT7 EXTI_RTSR_RT7_Msk /*!< Rising trigger event configuration bit of line 7 */ 1885 #define EXTI_RTSR_RT8_Pos (8U) 1886 #define EXTI_RTSR_RT8_Msk (0x1UL << EXTI_RTSR_RT8_Pos) /*!< 0x00000100 */ 1887 #define EXTI_RTSR_RT8 EXTI_RTSR_RT8_Msk /*!< Rising trigger event configuration bit of line 8 */ 1888 #define EXTI_RTSR_RT9_Pos (9U) 1889 #define EXTI_RTSR_RT9_Msk (0x1UL << EXTI_RTSR_RT9_Pos) /*!< 0x00000200 */ 1890 #define EXTI_RTSR_RT9 EXTI_RTSR_RT9_Msk /*!< Rising trigger event configuration bit of line 9 */ 1891 #define EXTI_RTSR_RT10_Pos (10U) 1892 #define EXTI_RTSR_RT10_Msk (0x1UL << EXTI_RTSR_RT10_Pos) /*!< 0x00000400 */ 1893 #define EXTI_RTSR_RT10 EXTI_RTSR_RT10_Msk /*!< Rising trigger event configuration bit of line 10 */ 1894 #define EXTI_RTSR_RT11_Pos (11U) 1895 #define EXTI_RTSR_RT11_Msk (0x1UL << EXTI_RTSR_RT11_Pos) /*!< 0x00000800 */ 1896 #define EXTI_RTSR_RT11 EXTI_RTSR_RT11_Msk /*!< Rising trigger event configuration bit of line 11 */ 1897 #define EXTI_RTSR_RT12_Pos (12U) 1898 #define EXTI_RTSR_RT12_Msk (0x1UL << EXTI_RTSR_RT12_Pos) /*!< 0x00001000 */ 1899 #define EXTI_RTSR_RT12 EXTI_RTSR_RT12_Msk /*!< Rising trigger event configuration bit of line 12 */ 1900 #define EXTI_RTSR_RT13_Pos (13U) 1901 #define EXTI_RTSR_RT13_Msk (0x1UL << EXTI_RTSR_RT13_Pos) /*!< 0x00002000 */ 1902 #define EXTI_RTSR_RT13 EXTI_RTSR_RT13_Msk /*!< Rising trigger event configuration bit of line 13 */ 1903 #define EXTI_RTSR_RT14_Pos (14U) 1904 #define EXTI_RTSR_RT14_Msk (0x1UL << EXTI_RTSR_RT14_Pos) /*!< 0x00004000 */ 1905 #define EXTI_RTSR_RT14 EXTI_RTSR_RT14_Msk /*!< Rising trigger event configuration bit of line 14 */ 1906 #define EXTI_RTSR_RT15_Pos (15U) 1907 #define EXTI_RTSR_RT15_Msk (0x1UL << EXTI_RTSR_RT15_Pos) /*!< 0x00008000 */ 1908 #define EXTI_RTSR_RT15 EXTI_RTSR_RT15_Msk /*!< Rising trigger event configuration bit of line 15 */ 1909 #define EXTI_RTSR_RT16_Pos (16U) 1910 #define EXTI_RTSR_RT16_Msk (0x1UL << EXTI_RTSR_RT16_Pos) /*!< 0x00010000 */ 1911 #define EXTI_RTSR_RT16 EXTI_RTSR_RT16_Msk /*!< Rising trigger event configuration bit of line 16 */ 1912 #define EXTI_RTSR_RT17_Pos (17U) 1913 #define EXTI_RTSR_RT17_Msk (0x1UL << EXTI_RTSR_RT17_Pos) /*!< 0x00020000 */ 1914 #define EXTI_RTSR_RT17 EXTI_RTSR_RT17_Msk /*!< Rising trigger event configuration bit of line 17 */ 1915 #define EXTI_RTSR_RT19_Pos (19U) 1916 #define EXTI_RTSR_RT19_Msk (0x1UL << EXTI_RTSR_RT19_Pos) /*!< 0x00080000 */ 1917 #define EXTI_RTSR_RT19 EXTI_RTSR_RT19_Msk /*!< Rising trigger event configuration bit of line 19 */ 1918 #define EXTI_RTSR_RT20_Pos (20U) 1919 #define EXTI_RTSR_RT20_Msk (0x1UL << EXTI_RTSR_RT20_Pos) /*!< 0x00100000 */ 1920 #define EXTI_RTSR_RT20 EXTI_RTSR_RT20_Msk /*!< Rising trigger event configuration bit of line 20 */ 1921 #define EXTI_RTSR_RT21_Pos (21U) 1922 #define EXTI_RTSR_RT21_Msk (0x1UL << EXTI_RTSR_RT21_Pos) /*!< 0x00200000 */ 1923 #define EXTI_RTSR_RT21 EXTI_RTSR_RT21_Msk /*!< Rising trigger event configuration bit of line 21 */ 1924 #define EXTI_RTSR_RT22_Pos (22U) 1925 #define EXTI_RTSR_RT22_Msk (0x1UL << EXTI_RTSR_RT22_Pos) /*!< 0x00400000 */ 1926 #define EXTI_RTSR_RT22 EXTI_RTSR_RT22_Msk /*!< Rising trigger event configuration bit of line 22 */ 1927 1928 /* Legacy defines */ 1929 #define EXTI_RTSR_TR0 EXTI_RTSR_RT0 1930 #define EXTI_RTSR_TR1 EXTI_RTSR_RT1 1931 #define EXTI_RTSR_TR2 EXTI_RTSR_RT2 1932 #define EXTI_RTSR_TR3 EXTI_RTSR_RT3 1933 #define EXTI_RTSR_TR4 EXTI_RTSR_RT4 1934 #define EXTI_RTSR_TR5 EXTI_RTSR_RT5 1935 #define EXTI_RTSR_TR6 EXTI_RTSR_RT6 1936 #define EXTI_RTSR_TR7 EXTI_RTSR_RT7 1937 #define EXTI_RTSR_TR8 EXTI_RTSR_RT8 1938 #define EXTI_RTSR_TR9 EXTI_RTSR_RT9 1939 #define EXTI_RTSR_TR10 EXTI_RTSR_RT10 1940 #define EXTI_RTSR_TR11 EXTI_RTSR_RT11 1941 #define EXTI_RTSR_TR12 EXTI_RTSR_RT12 1942 #define EXTI_RTSR_TR13 EXTI_RTSR_RT13 1943 #define EXTI_RTSR_TR14 EXTI_RTSR_RT14 1944 #define EXTI_RTSR_TR15 EXTI_RTSR_RT15 1945 #define EXTI_RTSR_TR16 EXTI_RTSR_RT16 1946 #define EXTI_RTSR_TR17 EXTI_RTSR_RT17 1947 #define EXTI_RTSR_TR19 EXTI_RTSR_RT19 1948 #define EXTI_RTSR_TR20 EXTI_RTSR_RT20 1949 #define EXTI_RTSR_TR21 EXTI_RTSR_RT21 1950 #define EXTI_RTSR_TR22 EXTI_RTSR_RT22 1951 1952 /******************* Bit definition for EXTI_FTSR register *******************/ 1953 #define EXTI_FTSR_FT0_Pos (0U) 1954 #define EXTI_FTSR_FT0_Msk (0x1UL << EXTI_FTSR_FT0_Pos) /*!< 0x00000001 */ 1955 #define EXTI_FTSR_FT0 EXTI_FTSR_FT0_Msk /*!< Falling trigger event configuration bit of line 0 */ 1956 #define EXTI_FTSR_FT1_Pos (1U) 1957 #define EXTI_FTSR_FT1_Msk (0x1UL << EXTI_FTSR_FT1_Pos) /*!< 0x00000002 */ 1958 #define EXTI_FTSR_FT1 EXTI_FTSR_FT1_Msk /*!< Falling trigger event configuration bit of line 1 */ 1959 #define EXTI_FTSR_FT2_Pos (2U) 1960 #define EXTI_FTSR_FT2_Msk (0x1UL << EXTI_FTSR_FT2_Pos) /*!< 0x00000004 */ 1961 #define EXTI_FTSR_FT2 EXTI_FTSR_FT2_Msk /*!< Falling trigger event configuration bit of line 2 */ 1962 #define EXTI_FTSR_FT3_Pos (3U) 1963 #define EXTI_FTSR_FT3_Msk (0x1UL << EXTI_FTSR_FT3_Pos) /*!< 0x00000008 */ 1964 #define EXTI_FTSR_FT3 EXTI_FTSR_FT3_Msk /*!< Falling trigger event configuration bit of line 3 */ 1965 #define EXTI_FTSR_FT4_Pos (4U) 1966 #define EXTI_FTSR_FT4_Msk (0x1UL << EXTI_FTSR_FT4_Pos) /*!< 0x00000010 */ 1967 #define EXTI_FTSR_FT4 EXTI_FTSR_FT4_Msk /*!< Falling trigger event configuration bit of line 4 */ 1968 #define EXTI_FTSR_FT5_Pos (5U) 1969 #define EXTI_FTSR_FT5_Msk (0x1UL << EXTI_FTSR_FT5_Pos) /*!< 0x00000020 */ 1970 #define EXTI_FTSR_FT5 EXTI_FTSR_FT5_Msk /*!< Falling trigger event configuration bit of line 5 */ 1971 #define EXTI_FTSR_FT6_Pos (6U) 1972 #define EXTI_FTSR_FT6_Msk (0x1UL << EXTI_FTSR_FT6_Pos) /*!< 0x00000040 */ 1973 #define EXTI_FTSR_FT6 EXTI_FTSR_FT6_Msk /*!< Falling trigger event configuration bit of line 6 */ 1974 #define EXTI_FTSR_FT7_Pos (7U) 1975 #define EXTI_FTSR_FT7_Msk (0x1UL << EXTI_FTSR_FT7_Pos) /*!< 0x00000080 */ 1976 #define EXTI_FTSR_FT7 EXTI_FTSR_FT7_Msk /*!< Falling trigger event configuration bit of line 7 */ 1977 #define EXTI_FTSR_FT8_Pos (8U) 1978 #define EXTI_FTSR_FT8_Msk (0x1UL << EXTI_FTSR_FT8_Pos) /*!< 0x00000100 */ 1979 #define EXTI_FTSR_FT8 EXTI_FTSR_FT8_Msk /*!< Falling trigger event configuration bit of line 8 */ 1980 #define EXTI_FTSR_FT9_Pos (9U) 1981 #define EXTI_FTSR_FT9_Msk (0x1UL << EXTI_FTSR_FT9_Pos) /*!< 0x00000200 */ 1982 #define EXTI_FTSR_FT9 EXTI_FTSR_FT9_Msk /*!< Falling trigger event configuration bit of line 9 */ 1983 #define EXTI_FTSR_FT10_Pos (10U) 1984 #define EXTI_FTSR_FT10_Msk (0x1UL << EXTI_FTSR_FT10_Pos) /*!< 0x00000400 */ 1985 #define EXTI_FTSR_FT10 EXTI_FTSR_FT10_Msk /*!< Falling trigger event configuration bit of line 10 */ 1986 #define EXTI_FTSR_FT11_Pos (11U) 1987 #define EXTI_FTSR_FT11_Msk (0x1UL << EXTI_FTSR_FT11_Pos) /*!< 0x00000800 */ 1988 #define EXTI_FTSR_FT11 EXTI_FTSR_FT11_Msk /*!< Falling trigger event configuration bit of line 11 */ 1989 #define EXTI_FTSR_FT12_Pos (12U) 1990 #define EXTI_FTSR_FT12_Msk (0x1UL << EXTI_FTSR_FT12_Pos) /*!< 0x00001000 */ 1991 #define EXTI_FTSR_FT12 EXTI_FTSR_FT12_Msk /*!< Falling trigger event configuration bit of line 12 */ 1992 #define EXTI_FTSR_FT13_Pos (13U) 1993 #define EXTI_FTSR_FT13_Msk (0x1UL << EXTI_FTSR_FT13_Pos) /*!< 0x00002000 */ 1994 #define EXTI_FTSR_FT13 EXTI_FTSR_FT13_Msk /*!< Falling trigger event configuration bit of line 13 */ 1995 #define EXTI_FTSR_FT14_Pos (14U) 1996 #define EXTI_FTSR_FT14_Msk (0x1UL << EXTI_FTSR_FT14_Pos) /*!< 0x00004000 */ 1997 #define EXTI_FTSR_FT14 EXTI_FTSR_FT14_Msk /*!< Falling trigger event configuration bit of line 14 */ 1998 #define EXTI_FTSR_FT15_Pos (15U) 1999 #define EXTI_FTSR_FT15_Msk (0x1UL << EXTI_FTSR_FT15_Pos) /*!< 0x00008000 */ 2000 #define EXTI_FTSR_FT15 EXTI_FTSR_FT15_Msk /*!< Falling trigger event configuration bit of line 15 */ 2001 #define EXTI_FTSR_FT16_Pos (16U) 2002 #define EXTI_FTSR_FT16_Msk (0x1UL << EXTI_FTSR_FT16_Pos) /*!< 0x00010000 */ 2003 #define EXTI_FTSR_FT16 EXTI_FTSR_FT16_Msk /*!< Falling trigger event configuration bit of line 16 */ 2004 #define EXTI_FTSR_FT17_Pos (17U) 2005 #define EXTI_FTSR_FT17_Msk (0x1UL << EXTI_FTSR_FT17_Pos) /*!< 0x00020000 */ 2006 #define EXTI_FTSR_FT17 EXTI_FTSR_FT17_Msk /*!< Falling trigger event configuration bit of line 17 */ 2007 #define EXTI_FTSR_FT19_Pos (19U) 2008 #define EXTI_FTSR_FT19_Msk (0x1UL << EXTI_FTSR_FT19_Pos) /*!< 0x00080000 */ 2009 #define EXTI_FTSR_FT19 EXTI_FTSR_FT19_Msk /*!< Falling trigger event configuration bit of line 19 */ 2010 #define EXTI_FTSR_FT20_Pos (20U) 2011 #define EXTI_FTSR_FT20_Msk (0x1UL << EXTI_FTSR_FT20_Pos) /*!< 0x00100000 */ 2012 #define EXTI_FTSR_FT20 EXTI_FTSR_FT20_Msk /*!< Falling trigger event configuration bit of line 20 */ 2013 #define EXTI_FTSR_FT21_Pos (21U) 2014 #define EXTI_FTSR_FT21_Msk (0x1UL << EXTI_FTSR_FT21_Pos) /*!< 0x00200000 */ 2015 #define EXTI_FTSR_FT21 EXTI_FTSR_FT21_Msk /*!< Falling trigger event configuration bit of line 21 */ 2016 #define EXTI_FTSR_FT22_Pos (22U) 2017 #define EXTI_FTSR_FT22_Msk (0x1UL << EXTI_FTSR_FT22_Pos) /*!< 0x00400000 */ 2018 #define EXTI_FTSR_FT22 EXTI_FTSR_FT22_Msk /*!< Falling trigger event configuration bit of line 22 */ 2019 2020 /* Legacy defines */ 2021 #define EXTI_FTSR_TR0 EXTI_FTSR_FT0 2022 #define EXTI_FTSR_TR1 EXTI_FTSR_FT1 2023 #define EXTI_FTSR_TR2 EXTI_FTSR_FT2 2024 #define EXTI_FTSR_TR3 EXTI_FTSR_FT3 2025 #define EXTI_FTSR_TR4 EXTI_FTSR_FT4 2026 #define EXTI_FTSR_TR5 EXTI_FTSR_FT5 2027 #define EXTI_FTSR_TR6 EXTI_FTSR_FT6 2028 #define EXTI_FTSR_TR7 EXTI_FTSR_FT7 2029 #define EXTI_FTSR_TR8 EXTI_FTSR_FT8 2030 #define EXTI_FTSR_TR9 EXTI_FTSR_FT9 2031 #define EXTI_FTSR_TR10 EXTI_FTSR_FT10 2032 #define EXTI_FTSR_TR11 EXTI_FTSR_FT11 2033 #define EXTI_FTSR_TR12 EXTI_FTSR_FT12 2034 #define EXTI_FTSR_TR13 EXTI_FTSR_FT13 2035 #define EXTI_FTSR_TR14 EXTI_FTSR_FT14 2036 #define EXTI_FTSR_TR15 EXTI_FTSR_FT15 2037 #define EXTI_FTSR_TR16 EXTI_FTSR_FT16 2038 #define EXTI_FTSR_TR17 EXTI_FTSR_FT17 2039 #define EXTI_FTSR_TR19 EXTI_FTSR_FT19 2040 #define EXTI_FTSR_TR20 EXTI_FTSR_FT20 2041 #define EXTI_FTSR_TR21 EXTI_FTSR_FT21 2042 #define EXTI_FTSR_TR22 EXTI_FTSR_FT22 2043 2044 /******************* Bit definition for EXTI_SWIER register *******************/ 2045 #define EXTI_SWIER_SWI0_Pos (0U) 2046 #define EXTI_SWIER_SWI0_Msk (0x1UL << EXTI_SWIER_SWI0_Pos) /*!< 0x00000001 */ 2047 #define EXTI_SWIER_SWI0 EXTI_SWIER_SWI0_Msk /*!< Software Interrupt on line 0 */ 2048 #define EXTI_SWIER_SWI1_Pos (1U) 2049 #define EXTI_SWIER_SWI1_Msk (0x1UL << EXTI_SWIER_SWI1_Pos) /*!< 0x00000002 */ 2050 #define EXTI_SWIER_SWI1 EXTI_SWIER_SWI1_Msk /*!< Software Interrupt on line 1 */ 2051 #define EXTI_SWIER_SWI2_Pos (2U) 2052 #define EXTI_SWIER_SWI2_Msk (0x1UL << EXTI_SWIER_SWI2_Pos) /*!< 0x00000004 */ 2053 #define EXTI_SWIER_SWI2 EXTI_SWIER_SWI2_Msk /*!< Software Interrupt on line 2 */ 2054 #define EXTI_SWIER_SWI3_Pos (3U) 2055 #define EXTI_SWIER_SWI3_Msk (0x1UL << EXTI_SWIER_SWI3_Pos) /*!< 0x00000008 */ 2056 #define EXTI_SWIER_SWI3 EXTI_SWIER_SWI3_Msk /*!< Software Interrupt on line 3 */ 2057 #define EXTI_SWIER_SWI4_Pos (4U) 2058 #define EXTI_SWIER_SWI4_Msk (0x1UL << EXTI_SWIER_SWI4_Pos) /*!< 0x00000010 */ 2059 #define EXTI_SWIER_SWI4 EXTI_SWIER_SWI4_Msk /*!< Software Interrupt on line 4 */ 2060 #define EXTI_SWIER_SWI5_Pos (5U) 2061 #define EXTI_SWIER_SWI5_Msk (0x1UL << EXTI_SWIER_SWI5_Pos) /*!< 0x00000020 */ 2062 #define EXTI_SWIER_SWI5 EXTI_SWIER_SWI5_Msk /*!< Software Interrupt on line 5 */ 2063 #define EXTI_SWIER_SWI6_Pos (6U) 2064 #define EXTI_SWIER_SWI6_Msk (0x1UL << EXTI_SWIER_SWI6_Pos) /*!< 0x00000040 */ 2065 #define EXTI_SWIER_SWI6 EXTI_SWIER_SWI6_Msk /*!< Software Interrupt on line 6 */ 2066 #define EXTI_SWIER_SWI7_Pos (7U) 2067 #define EXTI_SWIER_SWI7_Msk (0x1UL << EXTI_SWIER_SWI7_Pos) /*!< 0x00000080 */ 2068 #define EXTI_SWIER_SWI7 EXTI_SWIER_SWI7_Msk /*!< Software Interrupt on line 7 */ 2069 #define EXTI_SWIER_SWI8_Pos (8U) 2070 #define EXTI_SWIER_SWI8_Msk (0x1UL << EXTI_SWIER_SWI8_Pos) /*!< 0x00000100 */ 2071 #define EXTI_SWIER_SWI8 EXTI_SWIER_SWI8_Msk /*!< Software Interrupt on line 8 */ 2072 #define EXTI_SWIER_SWI9_Pos (9U) 2073 #define EXTI_SWIER_SWI9_Msk (0x1UL << EXTI_SWIER_SWI9_Pos) /*!< 0x00000200 */ 2074 #define EXTI_SWIER_SWI9 EXTI_SWIER_SWI9_Msk /*!< Software Interrupt on line 9 */ 2075 #define EXTI_SWIER_SWI10_Pos (10U) 2076 #define EXTI_SWIER_SWI10_Msk (0x1UL << EXTI_SWIER_SWI10_Pos) /*!< 0x00000400 */ 2077 #define EXTI_SWIER_SWI10 EXTI_SWIER_SWI10_Msk /*!< Software Interrupt on line 10 */ 2078 #define EXTI_SWIER_SWI11_Pos (11U) 2079 #define EXTI_SWIER_SWI11_Msk (0x1UL << EXTI_SWIER_SWI11_Pos) /*!< 0x00000800 */ 2080 #define EXTI_SWIER_SWI11 EXTI_SWIER_SWI11_Msk /*!< Software Interrupt on line 11 */ 2081 #define EXTI_SWIER_SWI12_Pos (12U) 2082 #define EXTI_SWIER_SWI12_Msk (0x1UL << EXTI_SWIER_SWI12_Pos) /*!< 0x00001000 */ 2083 #define EXTI_SWIER_SWI12 EXTI_SWIER_SWI12_Msk /*!< Software Interrupt on line 12 */ 2084 #define EXTI_SWIER_SWI13_Pos (13U) 2085 #define EXTI_SWIER_SWI13_Msk (0x1UL << EXTI_SWIER_SWI13_Pos) /*!< 0x00002000 */ 2086 #define EXTI_SWIER_SWI13 EXTI_SWIER_SWI13_Msk /*!< Software Interrupt on line 13 */ 2087 #define EXTI_SWIER_SWI14_Pos (14U) 2088 #define EXTI_SWIER_SWI14_Msk (0x1UL << EXTI_SWIER_SWI14_Pos) /*!< 0x00004000 */ 2089 #define EXTI_SWIER_SWI14 EXTI_SWIER_SWI14_Msk /*!< Software Interrupt on line 14 */ 2090 #define EXTI_SWIER_SWI15_Pos (15U) 2091 #define EXTI_SWIER_SWI15_Msk (0x1UL << EXTI_SWIER_SWI15_Pos) /*!< 0x00008000 */ 2092 #define EXTI_SWIER_SWI15 EXTI_SWIER_SWI15_Msk /*!< Software Interrupt on line 15 */ 2093 #define EXTI_SWIER_SWI16_Pos (16U) 2094 #define EXTI_SWIER_SWI16_Msk (0x1UL << EXTI_SWIER_SWI16_Pos) /*!< 0x00010000 */ 2095 #define EXTI_SWIER_SWI16 EXTI_SWIER_SWI16_Msk /*!< Software Interrupt on line 16 */ 2096 #define EXTI_SWIER_SWI17_Pos (17U) 2097 #define EXTI_SWIER_SWI17_Msk (0x1UL << EXTI_SWIER_SWI17_Pos) /*!< 0x00020000 */ 2098 #define EXTI_SWIER_SWI17 EXTI_SWIER_SWI17_Msk /*!< Software Interrupt on line 17 */ 2099 #define EXTI_SWIER_SWI19_Pos (19U) 2100 #define EXTI_SWIER_SWI19_Msk (0x1UL << EXTI_SWIER_SWI19_Pos) /*!< 0x00080000 */ 2101 #define EXTI_SWIER_SWI19 EXTI_SWIER_SWI19_Msk /*!< Software Interrupt on line 19 */ 2102 #define EXTI_SWIER_SWI20_Pos (20U) 2103 #define EXTI_SWIER_SWI20_Msk (0x1UL << EXTI_SWIER_SWI20_Pos) /*!< 0x00100000 */ 2104 #define EXTI_SWIER_SWI20 EXTI_SWIER_SWI20_Msk /*!< Software Interrupt on line 20 */ 2105 #define EXTI_SWIER_SWI21_Pos (21U) 2106 #define EXTI_SWIER_SWI21_Msk (0x1UL << EXTI_SWIER_SWI21_Pos) /*!< 0x00200000 */ 2107 #define EXTI_SWIER_SWI21 EXTI_SWIER_SWI21_Msk /*!< Software Interrupt on line 21 */ 2108 #define EXTI_SWIER_SWI22_Pos (22U) 2109 #define EXTI_SWIER_SWI22_Msk (0x1UL << EXTI_SWIER_SWI22_Pos) /*!< 0x00400000 */ 2110 #define EXTI_SWIER_SWI22 EXTI_SWIER_SWI22_Msk /*!< Software Interrupt on line 22 */ 2111 2112 /* Legacy defines */ 2113 #define EXTI_SWIER_SWIER0 EXTI_SWIER_SWI0 2114 #define EXTI_SWIER_SWIER1 EXTI_SWIER_SWI1 2115 #define EXTI_SWIER_SWIER2 EXTI_SWIER_SWI2 2116 #define EXTI_SWIER_SWIER3 EXTI_SWIER_SWI3 2117 #define EXTI_SWIER_SWIER4 EXTI_SWIER_SWI4 2118 #define EXTI_SWIER_SWIER5 EXTI_SWIER_SWI5 2119 #define EXTI_SWIER_SWIER6 EXTI_SWIER_SWI6 2120 #define EXTI_SWIER_SWIER7 EXTI_SWIER_SWI7 2121 #define EXTI_SWIER_SWIER8 EXTI_SWIER_SWI8 2122 #define EXTI_SWIER_SWIER9 EXTI_SWIER_SWI9 2123 #define EXTI_SWIER_SWIER10 EXTI_SWIER_SWI10 2124 #define EXTI_SWIER_SWIER11 EXTI_SWIER_SWI11 2125 #define EXTI_SWIER_SWIER12 EXTI_SWIER_SWI12 2126 #define EXTI_SWIER_SWIER13 EXTI_SWIER_SWI13 2127 #define EXTI_SWIER_SWIER14 EXTI_SWIER_SWI14 2128 #define EXTI_SWIER_SWIER15 EXTI_SWIER_SWI15 2129 #define EXTI_SWIER_SWIER16 EXTI_SWIER_SWI16 2130 #define EXTI_SWIER_SWIER17 EXTI_SWIER_SWI17 2131 #define EXTI_SWIER_SWIER19 EXTI_SWIER_SWI19 2132 #define EXTI_SWIER_SWIER20 EXTI_SWIER_SWI20 2133 #define EXTI_SWIER_SWIER21 EXTI_SWIER_SWI21 2134 #define EXTI_SWIER_SWIER22 EXTI_SWIER_SWI22 2135 2136 /****************** Bit definition for EXTI_PR register *********************/ 2137 #define EXTI_PR_PIF0_Pos (0U) 2138 #define EXTI_PR_PIF0_Msk (0x1UL << EXTI_PR_PIF0_Pos) /*!< 0x00000001 */ 2139 #define EXTI_PR_PIF0 EXTI_PR_PIF0_Msk /*!< Pending bit 0 */ 2140 #define EXTI_PR_PIF1_Pos (1U) 2141 #define EXTI_PR_PIF1_Msk (0x1UL << EXTI_PR_PIF1_Pos) /*!< 0x00000002 */ 2142 #define EXTI_PR_PIF1 EXTI_PR_PIF1_Msk /*!< Pending bit 1 */ 2143 #define EXTI_PR_PIF2_Pos (2U) 2144 #define EXTI_PR_PIF2_Msk (0x1UL << EXTI_PR_PIF2_Pos) /*!< 0x00000004 */ 2145 #define EXTI_PR_PIF2 EXTI_PR_PIF2_Msk /*!< Pending bit 2 */ 2146 #define EXTI_PR_PIF3_Pos (3U) 2147 #define EXTI_PR_PIF3_Msk (0x1UL << EXTI_PR_PIF3_Pos) /*!< 0x00000008 */ 2148 #define EXTI_PR_PIF3 EXTI_PR_PIF3_Msk /*!< Pending bit 3 */ 2149 #define EXTI_PR_PIF4_Pos (4U) 2150 #define EXTI_PR_PIF4_Msk (0x1UL << EXTI_PR_PIF4_Pos) /*!< 0x00000010 */ 2151 #define EXTI_PR_PIF4 EXTI_PR_PIF4_Msk /*!< Pending bit 4 */ 2152 #define EXTI_PR_PIF5_Pos (5U) 2153 #define EXTI_PR_PIF5_Msk (0x1UL << EXTI_PR_PIF5_Pos) /*!< 0x00000020 */ 2154 #define EXTI_PR_PIF5 EXTI_PR_PIF5_Msk /*!< Pending bit 5 */ 2155 #define EXTI_PR_PIF6_Pos (6U) 2156 #define EXTI_PR_PIF6_Msk (0x1UL << EXTI_PR_PIF6_Pos) /*!< 0x00000040 */ 2157 #define EXTI_PR_PIF6 EXTI_PR_PIF6_Msk /*!< Pending bit 6 */ 2158 #define EXTI_PR_PIF7_Pos (7U) 2159 #define EXTI_PR_PIF7_Msk (0x1UL << EXTI_PR_PIF7_Pos) /*!< 0x00000080 */ 2160 #define EXTI_PR_PIF7 EXTI_PR_PIF7_Msk /*!< Pending bit 7 */ 2161 #define EXTI_PR_PIF8_Pos (8U) 2162 #define EXTI_PR_PIF8_Msk (0x1UL << EXTI_PR_PIF8_Pos) /*!< 0x00000100 */ 2163 #define EXTI_PR_PIF8 EXTI_PR_PIF8_Msk /*!< Pending bit 8 */ 2164 #define EXTI_PR_PIF9_Pos (9U) 2165 #define EXTI_PR_PIF9_Msk (0x1UL << EXTI_PR_PIF9_Pos) /*!< 0x00000200 */ 2166 #define EXTI_PR_PIF9 EXTI_PR_PIF9_Msk /*!< Pending bit 9 */ 2167 #define EXTI_PR_PIF10_Pos (10U) 2168 #define EXTI_PR_PIF10_Msk (0x1UL << EXTI_PR_PIF10_Pos) /*!< 0x00000400 */ 2169 #define EXTI_PR_PIF10 EXTI_PR_PIF10_Msk /*!< Pending bit 10 */ 2170 #define EXTI_PR_PIF11_Pos (11U) 2171 #define EXTI_PR_PIF11_Msk (0x1UL << EXTI_PR_PIF11_Pos) /*!< 0x00000800 */ 2172 #define EXTI_PR_PIF11 EXTI_PR_PIF11_Msk /*!< Pending bit 11 */ 2173 #define EXTI_PR_PIF12_Pos (12U) 2174 #define EXTI_PR_PIF12_Msk (0x1UL << EXTI_PR_PIF12_Pos) /*!< 0x00001000 */ 2175 #define EXTI_PR_PIF12 EXTI_PR_PIF12_Msk /*!< Pending bit 12 */ 2176 #define EXTI_PR_PIF13_Pos (13U) 2177 #define EXTI_PR_PIF13_Msk (0x1UL << EXTI_PR_PIF13_Pos) /*!< 0x00002000 */ 2178 #define EXTI_PR_PIF13 EXTI_PR_PIF13_Msk /*!< Pending bit 13 */ 2179 #define EXTI_PR_PIF14_Pos (14U) 2180 #define EXTI_PR_PIF14_Msk (0x1UL << EXTI_PR_PIF14_Pos) /*!< 0x00004000 */ 2181 #define EXTI_PR_PIF14 EXTI_PR_PIF14_Msk /*!< Pending bit 14 */ 2182 #define EXTI_PR_PIF15_Pos (15U) 2183 #define EXTI_PR_PIF15_Msk (0x1UL << EXTI_PR_PIF15_Pos) /*!< 0x00008000 */ 2184 #define EXTI_PR_PIF15 EXTI_PR_PIF15_Msk /*!< Pending bit 15 */ 2185 #define EXTI_PR_PIF16_Pos (16U) 2186 #define EXTI_PR_PIF16_Msk (0x1UL << EXTI_PR_PIF16_Pos) /*!< 0x00010000 */ 2187 #define EXTI_PR_PIF16 EXTI_PR_PIF16_Msk /*!< Pending bit 16 */ 2188 #define EXTI_PR_PIF17_Pos (17U) 2189 #define EXTI_PR_PIF17_Msk (0x1UL << EXTI_PR_PIF17_Pos) /*!< 0x00020000 */ 2190 #define EXTI_PR_PIF17 EXTI_PR_PIF17_Msk /*!< Pending bit 17 */ 2191 #define EXTI_PR_PIF19_Pos (19U) 2192 #define EXTI_PR_PIF19_Msk (0x1UL << EXTI_PR_PIF19_Pos) /*!< 0x00080000 */ 2193 #define EXTI_PR_PIF19 EXTI_PR_PIF19_Msk /*!< Pending bit 19 */ 2194 #define EXTI_PR_PIF20_Pos (20U) 2195 #define EXTI_PR_PIF20_Msk (0x1UL << EXTI_PR_PIF20_Pos) /*!< 0x00100000 */ 2196 #define EXTI_PR_PIF20 EXTI_PR_PIF20_Msk /*!< Pending bit 20 */ 2197 #define EXTI_PR_PIF21_Pos (21U) 2198 #define EXTI_PR_PIF21_Msk (0x1UL << EXTI_PR_PIF21_Pos) /*!< 0x00200000 */ 2199 #define EXTI_PR_PIF21 EXTI_PR_PIF21_Msk /*!< Pending bit 21 */ 2200 #define EXTI_PR_PIF22_Pos (22U) 2201 #define EXTI_PR_PIF22_Msk (0x1UL << EXTI_PR_PIF22_Pos) /*!< 0x00400000 */ 2202 #define EXTI_PR_PIF22 EXTI_PR_PIF22_Msk /*!< Pending bit 22 */ 2203 2204 /* Legacy defines */ 2205 #define EXTI_PR_PR0 EXTI_PR_PIF0 2206 #define EXTI_PR_PR1 EXTI_PR_PIF1 2207 #define EXTI_PR_PR2 EXTI_PR_PIF2 2208 #define EXTI_PR_PR3 EXTI_PR_PIF3 2209 #define EXTI_PR_PR4 EXTI_PR_PIF4 2210 #define EXTI_PR_PR5 EXTI_PR_PIF5 2211 #define EXTI_PR_PR6 EXTI_PR_PIF6 2212 #define EXTI_PR_PR7 EXTI_PR_PIF7 2213 #define EXTI_PR_PR8 EXTI_PR_PIF8 2214 #define EXTI_PR_PR9 EXTI_PR_PIF9 2215 #define EXTI_PR_PR10 EXTI_PR_PIF10 2216 #define EXTI_PR_PR11 EXTI_PR_PIF11 2217 #define EXTI_PR_PR12 EXTI_PR_PIF12 2218 #define EXTI_PR_PR13 EXTI_PR_PIF13 2219 #define EXTI_PR_PR14 EXTI_PR_PIF14 2220 #define EXTI_PR_PR15 EXTI_PR_PIF15 2221 #define EXTI_PR_PR16 EXTI_PR_PIF16 2222 #define EXTI_PR_PR17 EXTI_PR_PIF17 2223 #define EXTI_PR_PR19 EXTI_PR_PIF19 2224 #define EXTI_PR_PR20 EXTI_PR_PIF20 2225 #define EXTI_PR_PR21 EXTI_PR_PIF21 2226 #define EXTI_PR_PR22 EXTI_PR_PIF22 2227 2228 /******************************************************************************/ 2229 /* */ 2230 /* FLASH and Option Bytes Registers */ 2231 /* */ 2232 /******************************************************************************/ 2233 2234 /******************* Bit definition for FLASH_ACR register ******************/ 2235 #define FLASH_ACR_LATENCY_Pos (0U) 2236 #define FLASH_ACR_LATENCY_Msk (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */ 2237 #define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk /*!< LATENCY bit (Latency) */ 2238 #define FLASH_ACR_PRFTEN_Pos (1U) 2239 #define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000002 */ 2240 #define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk /*!< Prefetch Buffer Enable */ 2241 #define FLASH_ACR_SLEEP_PD_Pos (3U) 2242 #define FLASH_ACR_SLEEP_PD_Msk (0x1UL << FLASH_ACR_SLEEP_PD_Pos) /*!< 0x00000008 */ 2243 #define FLASH_ACR_SLEEP_PD FLASH_ACR_SLEEP_PD_Msk /*!< Flash mode during sleep mode */ 2244 #define FLASH_ACR_RUN_PD_Pos (4U) 2245 #define FLASH_ACR_RUN_PD_Msk (0x1UL << FLASH_ACR_RUN_PD_Pos) /*!< 0x00000010 */ 2246 #define FLASH_ACR_RUN_PD FLASH_ACR_RUN_PD_Msk /*!< Flash mode during RUN mode */ 2247 #define FLASH_ACR_DISAB_BUF_Pos (5U) 2248 #define FLASH_ACR_DISAB_BUF_Msk (0x1UL << FLASH_ACR_DISAB_BUF_Pos) /*!< 0x00000020 */ 2249 #define FLASH_ACR_DISAB_BUF FLASH_ACR_DISAB_BUF_Msk /*!< Disable Buffer */ 2250 #define FLASH_ACR_PRE_READ_Pos (6U) 2251 #define FLASH_ACR_PRE_READ_Msk (0x1UL << FLASH_ACR_PRE_READ_Pos) /*!< 0x00000040 */ 2252 #define FLASH_ACR_PRE_READ FLASH_ACR_PRE_READ_Msk /*!< Pre-read data address */ 2253 2254 /******************* Bit definition for FLASH_PECR register ******************/ 2255 #define FLASH_PECR_PELOCK_Pos (0U) 2256 #define FLASH_PECR_PELOCK_Msk (0x1UL << FLASH_PECR_PELOCK_Pos) /*!< 0x00000001 */ 2257 #define FLASH_PECR_PELOCK FLASH_PECR_PELOCK_Msk /*!< FLASH_PECR and Flash data Lock */ 2258 #define FLASH_PECR_PRGLOCK_Pos (1U) 2259 #define FLASH_PECR_PRGLOCK_Msk (0x1UL << FLASH_PECR_PRGLOCK_Pos) /*!< 0x00000002 */ 2260 #define FLASH_PECR_PRGLOCK FLASH_PECR_PRGLOCK_Msk /*!< Program matrix Lock */ 2261 #define FLASH_PECR_OPTLOCK_Pos (2U) 2262 #define FLASH_PECR_OPTLOCK_Msk (0x1UL << FLASH_PECR_OPTLOCK_Pos) /*!< 0x00000004 */ 2263 #define FLASH_PECR_OPTLOCK FLASH_PECR_OPTLOCK_Msk /*!< Option byte matrix Lock */ 2264 #define FLASH_PECR_PROG_Pos (3U) 2265 #define FLASH_PECR_PROG_Msk (0x1UL << FLASH_PECR_PROG_Pos) /*!< 0x00000008 */ 2266 #define FLASH_PECR_PROG FLASH_PECR_PROG_Msk /*!< Program matrix selection */ 2267 #define FLASH_PECR_DATA_Pos (4U) 2268 #define FLASH_PECR_DATA_Msk (0x1UL << FLASH_PECR_DATA_Pos) /*!< 0x00000010 */ 2269 #define FLASH_PECR_DATA FLASH_PECR_DATA_Msk /*!< Data matrix selection */ 2270 #define FLASH_PECR_FIX_Pos (8U) 2271 #define FLASH_PECR_FIX_Msk (0x1UL << FLASH_PECR_FIX_Pos) /*!< 0x00000100 */ 2272 #define FLASH_PECR_FIX FLASH_PECR_FIX_Msk /*!< Fixed Time Data write for Word/Half Word/Byte programming */ 2273 #define FLASH_PECR_ERASE_Pos (9U) 2274 #define FLASH_PECR_ERASE_Msk (0x1UL << FLASH_PECR_ERASE_Pos) /*!< 0x00000200 */ 2275 #define FLASH_PECR_ERASE FLASH_PECR_ERASE_Msk /*!< Page erasing mode */ 2276 #define FLASH_PECR_FPRG_Pos (10U) 2277 #define FLASH_PECR_FPRG_Msk (0x1UL << FLASH_PECR_FPRG_Pos) /*!< 0x00000400 */ 2278 #define FLASH_PECR_FPRG FLASH_PECR_FPRG_Msk /*!< Fast Page/Half Page programming mode */ 2279 #define FLASH_PECR_EOPIE_Pos (16U) 2280 #define FLASH_PECR_EOPIE_Msk (0x1UL << FLASH_PECR_EOPIE_Pos) /*!< 0x00010000 */ 2281 #define FLASH_PECR_EOPIE FLASH_PECR_EOPIE_Msk /*!< End of programming interrupt */ 2282 #define FLASH_PECR_ERRIE_Pos (17U) 2283 #define FLASH_PECR_ERRIE_Msk (0x1UL << FLASH_PECR_ERRIE_Pos) /*!< 0x00020000 */ 2284 #define FLASH_PECR_ERRIE FLASH_PECR_ERRIE_Msk /*!< Error interrupt */ 2285 #define FLASH_PECR_OBL_LAUNCH_Pos (18U) 2286 #define FLASH_PECR_OBL_LAUNCH_Msk (0x1UL << FLASH_PECR_OBL_LAUNCH_Pos) /*!< 0x00040000 */ 2287 #define FLASH_PECR_OBL_LAUNCH FLASH_PECR_OBL_LAUNCH_Msk /*!< Launch the option byte loading */ 2288 #define FLASH_PECR_HALF_ARRAY_Pos (19U) 2289 #define FLASH_PECR_HALF_ARRAY_Msk (0x1UL << FLASH_PECR_HALF_ARRAY_Pos) /*!< 0x00080000 */ 2290 #define FLASH_PECR_HALF_ARRAY FLASH_PECR_HALF_ARRAY_Msk /*!< Half array mode */ 2291 2292 /****************** Bit definition for FLASH_PDKEYR register ******************/ 2293 #define FLASH_PDKEYR_PDKEYR_Pos (0U) 2294 #define FLASH_PDKEYR_PDKEYR_Msk (0xFFFFFFFFUL << FLASH_PDKEYR_PDKEYR_Pos) /*!< 0xFFFFFFFF */ 2295 #define FLASH_PDKEYR_PDKEYR FLASH_PDKEYR_PDKEYR_Msk /*!< FLASH_PEC and data matrix Key */ 2296 2297 /****************** Bit definition for FLASH_PEKEYR register ******************/ 2298 #define FLASH_PEKEYR_PEKEYR_Pos (0U) 2299 #define FLASH_PEKEYR_PEKEYR_Msk (0xFFFFFFFFUL << FLASH_PEKEYR_PEKEYR_Pos) /*!< 0xFFFFFFFF */ 2300 #define FLASH_PEKEYR_PEKEYR FLASH_PEKEYR_PEKEYR_Msk /*!< FLASH_PEC and data matrix Key */ 2301 2302 /****************** Bit definition for FLASH_PRGKEYR register ******************/ 2303 #define FLASH_PRGKEYR_PRGKEYR_Pos (0U) 2304 #define FLASH_PRGKEYR_PRGKEYR_Msk (0xFFFFFFFFUL << FLASH_PRGKEYR_PRGKEYR_Pos) /*!< 0xFFFFFFFF */ 2305 #define FLASH_PRGKEYR_PRGKEYR FLASH_PRGKEYR_PRGKEYR_Msk /*!< Program matrix Key */ 2306 2307 /****************** Bit definition for FLASH_OPTKEYR register ******************/ 2308 #define FLASH_OPTKEYR_OPTKEYR_Pos (0U) 2309 #define FLASH_OPTKEYR_OPTKEYR_Msk (0xFFFFFFFFUL << FLASH_OPTKEYR_OPTKEYR_Pos) /*!< 0xFFFFFFFF */ 2310 #define FLASH_OPTKEYR_OPTKEYR FLASH_OPTKEYR_OPTKEYR_Msk /*!< Option bytes matrix Key */ 2311 2312 /****************** Bit definition for FLASH_SR register *******************/ 2313 #define FLASH_SR_BSY_Pos (0U) 2314 #define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos) /*!< 0x00000001 */ 2315 #define FLASH_SR_BSY FLASH_SR_BSY_Msk /*!< Busy */ 2316 #define FLASH_SR_EOP_Pos (1U) 2317 #define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) /*!< 0x00000002 */ 2318 #define FLASH_SR_EOP FLASH_SR_EOP_Msk /*!< End Of Programming*/ 2319 #define FLASH_SR_HVOFF_Pos (2U) 2320 #define FLASH_SR_HVOFF_Msk (0x1UL << FLASH_SR_HVOFF_Pos) /*!< 0x00000004 */ 2321 #define FLASH_SR_HVOFF FLASH_SR_HVOFF_Msk /*!< End of high voltage */ 2322 #define FLASH_SR_READY_Pos (3U) 2323 #define FLASH_SR_READY_Msk (0x1UL << FLASH_SR_READY_Pos) /*!< 0x00000008 */ 2324 #define FLASH_SR_READY FLASH_SR_READY_Msk /*!< Flash ready after low power mode */ 2325 2326 #define FLASH_SR_WRPERR_Pos (8U) 2327 #define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) /*!< 0x00000100 */ 2328 #define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk /*!< Write protection error */ 2329 #define FLASH_SR_PGAERR_Pos (9U) 2330 #define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) /*!< 0x00000200 */ 2331 #define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk /*!< Programming Alignment Error */ 2332 #define FLASH_SR_SIZERR_Pos (10U) 2333 #define FLASH_SR_SIZERR_Msk (0x1UL << FLASH_SR_SIZERR_Pos) /*!< 0x00000400 */ 2334 #define FLASH_SR_SIZERR FLASH_SR_SIZERR_Msk /*!< Size error */ 2335 #define FLASH_SR_OPTVERR_Pos (11U) 2336 #define FLASH_SR_OPTVERR_Msk (0x1UL << FLASH_SR_OPTVERR_Pos) /*!< 0x00000800 */ 2337 #define FLASH_SR_OPTVERR FLASH_SR_OPTVERR_Msk /*!< Option Valid error */ 2338 #define FLASH_SR_RDERR_Pos (13U) 2339 #define FLASH_SR_RDERR_Msk (0x1UL << FLASH_SR_RDERR_Pos) /*!< 0x00002000 */ 2340 #define FLASH_SR_RDERR FLASH_SR_RDERR_Msk /*!< Read protected error */ 2341 #define FLASH_SR_NOTZEROERR_Pos (16U) 2342 #define FLASH_SR_NOTZEROERR_Msk (0x1UL << FLASH_SR_NOTZEROERR_Pos) /*!< 0x00010000 */ 2343 #define FLASH_SR_NOTZEROERR FLASH_SR_NOTZEROERR_Msk /*!< Not Zero error */ 2344 #define FLASH_SR_FWWERR_Pos (17U) 2345 #define FLASH_SR_FWWERR_Msk (0x1UL << FLASH_SR_FWWERR_Pos) /*!< 0x00020000 */ 2346 #define FLASH_SR_FWWERR FLASH_SR_FWWERR_Msk /*!< Write/Errase operation aborted */ 2347 2348 /* Legacy defines */ 2349 #define FLASH_SR_FWWER FLASH_SR_FWWERR 2350 #define FLASH_SR_ENHV FLASH_SR_HVOFF 2351 #define FLASH_SR_ENDHV FLASH_SR_HVOFF 2352 2353 /****************** Bit definition for FLASH_OPTR register *******************/ 2354 #define FLASH_OPTR_RDPROT_Pos (0U) 2355 #define FLASH_OPTR_RDPROT_Msk (0xFFUL << FLASH_OPTR_RDPROT_Pos) /*!< 0x000000FF */ 2356 #define FLASH_OPTR_RDPROT FLASH_OPTR_RDPROT_Msk /*!< Read Protection */ 2357 #define FLASH_OPTR_WPRMOD_Pos (8U) 2358 #define FLASH_OPTR_WPRMOD_Msk (0x1UL << FLASH_OPTR_WPRMOD_Pos) /*!< 0x00000100 */ 2359 #define FLASH_OPTR_WPRMOD FLASH_OPTR_WPRMOD_Msk /*!< Selection of protection mode of WPR bits */ 2360 #define FLASH_OPTR_BOR_LEV_Pos (16U) 2361 #define FLASH_OPTR_BOR_LEV_Msk (0xFUL << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x000F0000 */ 2362 #define FLASH_OPTR_BOR_LEV FLASH_OPTR_BOR_LEV_Msk /*!< BOR_LEV[3:0] Brown Out Reset Threshold Level*/ 2363 #define FLASH_OPTR_IWDG_SW_Pos (20U) 2364 #define FLASH_OPTR_IWDG_SW_Msk (0x1UL << FLASH_OPTR_IWDG_SW_Pos) /*!< 0x00100000 */ 2365 #define FLASH_OPTR_IWDG_SW FLASH_OPTR_IWDG_SW_Msk /*!< IWDG_SW */ 2366 #define FLASH_OPTR_nRST_STOP_Pos (21U) 2367 #define FLASH_OPTR_nRST_STOP_Msk (0x1UL << FLASH_OPTR_nRST_STOP_Pos) /*!< 0x00200000 */ 2368 #define FLASH_OPTR_nRST_STOP FLASH_OPTR_nRST_STOP_Msk /*!< nRST_STOP */ 2369 #define FLASH_OPTR_nRST_STDBY_Pos (22U) 2370 #define FLASH_OPTR_nRST_STDBY_Msk (0x1UL << FLASH_OPTR_nRST_STDBY_Pos) /*!< 0x00400000 */ 2371 #define FLASH_OPTR_nRST_STDBY FLASH_OPTR_nRST_STDBY_Msk /*!< nRST_STDBY */ 2372 #define FLASH_OPTR_USER_Pos (20U) 2373 #define FLASH_OPTR_USER_Msk (0x7UL << FLASH_OPTR_USER_Pos) /*!< 0x00700000 */ 2374 #define FLASH_OPTR_USER FLASH_OPTR_USER_Msk /*!< User Option Bytes */ 2375 #define FLASH_OPTR_BOOT1_Pos (31U) 2376 #define FLASH_OPTR_BOOT1_Msk (0x1UL << FLASH_OPTR_BOOT1_Pos) /*!< 0x80000000 */ 2377 #define FLASH_OPTR_BOOT1 FLASH_OPTR_BOOT1_Msk /*!< BOOT1 */ 2378 2379 /****************** Bit definition for FLASH_WRPR register ******************/ 2380 #define FLASH_WRPR_WRP_Pos (0U) 2381 #define FLASH_WRPR_WRP_Msk (0xFFFFUL << FLASH_WRPR_WRP_Pos) /*!< 0x0000FFFF */ 2382 #define FLASH_WRPR_WRP FLASH_WRPR_WRP_Msk /*!< Write Protection bits */ 2383 2384 /******************************************************************************/ 2385 /* */ 2386 /* General Purpose IOs (GPIO) */ 2387 /* */ 2388 /******************************************************************************/ 2389 /******************* Bit definition for GPIO_MODER register *****************/ 2390 #define GPIO_MODER_MODE0_Pos (0U) 2391 #define GPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000003 */ 2392 #define GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk 2393 #define GPIO_MODER_MODE0_0 (0x1UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000001 */ 2394 #define GPIO_MODER_MODE0_1 (0x2UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000002 */ 2395 #define GPIO_MODER_MODE1_Pos (2U) 2396 #define GPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos) /*!< 0x0000000C */ 2397 #define GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk 2398 #define GPIO_MODER_MODE1_0 (0x1UL << GPIO_MODER_MODE1_Pos) /*!< 0x00000004 */ 2399 #define GPIO_MODER_MODE1_1 (0x2UL << GPIO_MODER_MODE1_Pos) /*!< 0x00000008 */ 2400 #define GPIO_MODER_MODE2_Pos (4U) 2401 #define GPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000030 */ 2402 #define GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk 2403 #define GPIO_MODER_MODE2_0 (0x1UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000010 */ 2404 #define GPIO_MODER_MODE2_1 (0x2UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000020 */ 2405 #define GPIO_MODER_MODE3_Pos (6U) 2406 #define GPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos) /*!< 0x000000C0 */ 2407 #define GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk 2408 #define GPIO_MODER_MODE3_0 (0x1UL << GPIO_MODER_MODE3_Pos) /*!< 0x00000040 */ 2409 #define GPIO_MODER_MODE3_1 (0x2UL << GPIO_MODER_MODE3_Pos) /*!< 0x00000080 */ 2410 #define GPIO_MODER_MODE4_Pos (8U) 2411 #define GPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000300 */ 2412 #define GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk 2413 #define GPIO_MODER_MODE4_0 (0x1UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000100 */ 2414 #define GPIO_MODER_MODE4_1 (0x2UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000200 */ 2415 #define GPIO_MODER_MODE5_Pos (10U) 2416 #define GPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000C00 */ 2417 #define GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk 2418 #define GPIO_MODER_MODE5_0 (0x1UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000400 */ 2419 #define GPIO_MODER_MODE5_1 (0x2UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000800 */ 2420 #define GPIO_MODER_MODE6_Pos (12U) 2421 #define GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos) /*!< 0x00003000 */ 2422 #define GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk 2423 #define GPIO_MODER_MODE6_0 (0x1UL << GPIO_MODER_MODE6_Pos) /*!< 0x00001000 */ 2424 #define GPIO_MODER_MODE6_1 (0x2UL << GPIO_MODER_MODE6_Pos) /*!< 0x00002000 */ 2425 #define GPIO_MODER_MODE7_Pos (14U) 2426 #define GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos) /*!< 0x0000C000 */ 2427 #define GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk 2428 #define GPIO_MODER_MODE7_0 (0x1UL << GPIO_MODER_MODE7_Pos) /*!< 0x00004000 */ 2429 #define GPIO_MODER_MODE7_1 (0x2UL << GPIO_MODER_MODE7_Pos) /*!< 0x00008000 */ 2430 #define GPIO_MODER_MODE8_Pos (16U) 2431 #define GPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos) /*!< 0x00030000 */ 2432 #define GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk 2433 #define GPIO_MODER_MODE8_0 (0x1UL << GPIO_MODER_MODE8_Pos) /*!< 0x00010000 */ 2434 #define GPIO_MODER_MODE8_1 (0x2UL << GPIO_MODER_MODE8_Pos) /*!< 0x00020000 */ 2435 #define GPIO_MODER_MODE9_Pos (18U) 2436 #define GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos) /*!< 0x000C0000 */ 2437 #define GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk 2438 #define GPIO_MODER_MODE9_0 (0x1UL << GPIO_MODER_MODE9_Pos) /*!< 0x00040000 */ 2439 #define GPIO_MODER_MODE9_1 (0x2UL << GPIO_MODER_MODE9_Pos) /*!< 0x00080000 */ 2440 #define GPIO_MODER_MODE10_Pos (20U) 2441 #define GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos) /*!< 0x00300000 */ 2442 #define GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk 2443 #define GPIO_MODER_MODE10_0 (0x1UL << GPIO_MODER_MODE10_Pos) /*!< 0x00100000 */ 2444 #define GPIO_MODER_MODE10_1 (0x2UL << GPIO_MODER_MODE10_Pos) /*!< 0x00200000 */ 2445 #define GPIO_MODER_MODE11_Pos (22U) 2446 #define GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos) /*!< 0x00C00000 */ 2447 #define GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk 2448 #define GPIO_MODER_MODE11_0 (0x1UL << GPIO_MODER_MODE11_Pos) /*!< 0x00400000 */ 2449 #define GPIO_MODER_MODE11_1 (0x2UL << GPIO_MODER_MODE11_Pos) /*!< 0x00800000 */ 2450 #define GPIO_MODER_MODE12_Pos (24U) 2451 #define GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos) /*!< 0x03000000 */ 2452 #define GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk 2453 #define GPIO_MODER_MODE12_0 (0x1UL << GPIO_MODER_MODE12_Pos) /*!< 0x01000000 */ 2454 #define GPIO_MODER_MODE12_1 (0x2UL << GPIO_MODER_MODE12_Pos) /*!< 0x02000000 */ 2455 #define GPIO_MODER_MODE13_Pos (26U) 2456 #define GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos) /*!< 0x0C000000 */ 2457 #define GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk 2458 #define GPIO_MODER_MODE13_0 (0x1UL << GPIO_MODER_MODE13_Pos) /*!< 0x04000000 */ 2459 #define GPIO_MODER_MODE13_1 (0x2UL << GPIO_MODER_MODE13_Pos) /*!< 0x08000000 */ 2460 #define GPIO_MODER_MODE14_Pos (28U) 2461 #define GPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos) /*!< 0x30000000 */ 2462 #define GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk 2463 #define GPIO_MODER_MODE14_0 (0x1UL << GPIO_MODER_MODE14_Pos) /*!< 0x10000000 */ 2464 #define GPIO_MODER_MODE14_1 (0x2UL << GPIO_MODER_MODE14_Pos) /*!< 0x20000000 */ 2465 #define GPIO_MODER_MODE15_Pos (30U) 2466 #define GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos) /*!< 0xC0000000 */ 2467 #define GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk 2468 #define GPIO_MODER_MODE15_0 (0x1UL << GPIO_MODER_MODE15_Pos) /*!< 0x40000000 */ 2469 #define GPIO_MODER_MODE15_1 (0x2UL << GPIO_MODER_MODE15_Pos) /*!< 0x80000000 */ 2470 2471 /****************** Bit definition for GPIO_OTYPER register *****************/ 2472 #define GPIO_OTYPER_OT_0 (0x00000001U) 2473 #define GPIO_OTYPER_OT_1 (0x00000002U) 2474 #define GPIO_OTYPER_OT_2 (0x00000004U) 2475 #define GPIO_OTYPER_OT_3 (0x00000008U) 2476 #define GPIO_OTYPER_OT_4 (0x00000010U) 2477 #define GPIO_OTYPER_OT_5 (0x00000020U) 2478 #define GPIO_OTYPER_OT_6 (0x00000040U) 2479 #define GPIO_OTYPER_OT_7 (0x00000080U) 2480 #define GPIO_OTYPER_OT_8 (0x00000100U) 2481 #define GPIO_OTYPER_OT_9 (0x00000200U) 2482 #define GPIO_OTYPER_OT_10 (0x00000400U) 2483 #define GPIO_OTYPER_OT_11 (0x00000800U) 2484 #define GPIO_OTYPER_OT_12 (0x00001000U) 2485 #define GPIO_OTYPER_OT_13 (0x00002000U) 2486 #define GPIO_OTYPER_OT_14 (0x00004000U) 2487 #define GPIO_OTYPER_OT_15 (0x00008000U) 2488 2489 /**************** Bit definition for GPIO_OSPEEDR register ******************/ 2490 #define GPIO_OSPEEDER_OSPEED0_Pos (0U) 2491 #define GPIO_OSPEEDER_OSPEED0_Msk (0x3UL << GPIO_OSPEEDER_OSPEED0_Pos) /*!< 0x00000003 */ 2492 #define GPIO_OSPEEDER_OSPEED0 GPIO_OSPEEDER_OSPEED0_Msk 2493 #define GPIO_OSPEEDER_OSPEED0_0 (0x1UL << GPIO_OSPEEDER_OSPEED0_Pos) /*!< 0x00000001 */ 2494 #define GPIO_OSPEEDER_OSPEED0_1 (0x2UL << GPIO_OSPEEDER_OSPEED0_Pos) /*!< 0x00000002 */ 2495 #define GPIO_OSPEEDER_OSPEED1_Pos (2U) 2496 #define GPIO_OSPEEDER_OSPEED1_Msk (0x3UL << GPIO_OSPEEDER_OSPEED1_Pos) /*!< 0x0000000C */ 2497 #define GPIO_OSPEEDER_OSPEED1 GPIO_OSPEEDER_OSPEED1_Msk 2498 #define GPIO_OSPEEDER_OSPEED1_0 (0x1UL << GPIO_OSPEEDER_OSPEED1_Pos) /*!< 0x00000004 */ 2499 #define GPIO_OSPEEDER_OSPEED1_1 (0x2UL << GPIO_OSPEEDER_OSPEED1_Pos) /*!< 0x00000008 */ 2500 #define GPIO_OSPEEDER_OSPEED2_Pos (4U) 2501 #define GPIO_OSPEEDER_OSPEED2_Msk (0x3UL << GPIO_OSPEEDER_OSPEED2_Pos) /*!< 0x00000030 */ 2502 #define GPIO_OSPEEDER_OSPEED2 GPIO_OSPEEDER_OSPEED2_Msk 2503 #define GPIO_OSPEEDER_OSPEED2_0 (0x1UL << GPIO_OSPEEDER_OSPEED2_Pos) /*!< 0x00000010 */ 2504 #define GPIO_OSPEEDER_OSPEED2_1 (0x2UL << GPIO_OSPEEDER_OSPEED2_Pos) /*!< 0x00000020 */ 2505 #define GPIO_OSPEEDER_OSPEED3_Pos (6U) 2506 #define GPIO_OSPEEDER_OSPEED3_Msk (0x3UL << GPIO_OSPEEDER_OSPEED3_Pos) /*!< 0x000000C0 */ 2507 #define GPIO_OSPEEDER_OSPEED3 GPIO_OSPEEDER_OSPEED3_Msk 2508 #define GPIO_OSPEEDER_OSPEED3_0 (0x1UL << GPIO_OSPEEDER_OSPEED3_Pos) /*!< 0x00000040 */ 2509 #define GPIO_OSPEEDER_OSPEED3_1 (0x2UL << GPIO_OSPEEDER_OSPEED3_Pos) /*!< 0x00000080 */ 2510 #define GPIO_OSPEEDER_OSPEED4_Pos (8U) 2511 #define GPIO_OSPEEDER_OSPEED4_Msk (0x3UL << GPIO_OSPEEDER_OSPEED4_Pos) /*!< 0x00000300 */ 2512 #define GPIO_OSPEEDER_OSPEED4 GPIO_OSPEEDER_OSPEED4_Msk 2513 #define GPIO_OSPEEDER_OSPEED4_0 (0x1UL << GPIO_OSPEEDER_OSPEED4_Pos) /*!< 0x00000100 */ 2514 #define GPIO_OSPEEDER_OSPEED4_1 (0x2UL << GPIO_OSPEEDER_OSPEED4_Pos) /*!< 0x00000200 */ 2515 #define GPIO_OSPEEDER_OSPEED5_Pos (10U) 2516 #define GPIO_OSPEEDER_OSPEED5_Msk (0x3UL << GPIO_OSPEEDER_OSPEED5_Pos) /*!< 0x00000C00 */ 2517 #define GPIO_OSPEEDER_OSPEED5 GPIO_OSPEEDER_OSPEED5_Msk 2518 #define GPIO_OSPEEDER_OSPEED5_0 (0x1UL << GPIO_OSPEEDER_OSPEED5_Pos) /*!< 0x00000400 */ 2519 #define GPIO_OSPEEDER_OSPEED5_1 (0x2UL << GPIO_OSPEEDER_OSPEED5_Pos) /*!< 0x00000800 */ 2520 #define GPIO_OSPEEDER_OSPEED6_Pos (12U) 2521 #define GPIO_OSPEEDER_OSPEED6_Msk (0x3UL << GPIO_OSPEEDER_OSPEED6_Pos) /*!< 0x00003000 */ 2522 #define GPIO_OSPEEDER_OSPEED6 GPIO_OSPEEDER_OSPEED6_Msk 2523 #define GPIO_OSPEEDER_OSPEED6_0 (0x1UL << GPIO_OSPEEDER_OSPEED6_Pos) /*!< 0x00001000 */ 2524 #define GPIO_OSPEEDER_OSPEED6_1 (0x2UL << GPIO_OSPEEDER_OSPEED6_Pos) /*!< 0x00002000 */ 2525 #define GPIO_OSPEEDER_OSPEED7_Pos (14U) 2526 #define GPIO_OSPEEDER_OSPEED7_Msk (0x3UL << GPIO_OSPEEDER_OSPEED7_Pos) /*!< 0x0000C000 */ 2527 #define GPIO_OSPEEDER_OSPEED7 GPIO_OSPEEDER_OSPEED7_Msk 2528 #define GPIO_OSPEEDER_OSPEED7_0 (0x1UL << GPIO_OSPEEDER_OSPEED7_Pos) /*!< 0x00004000 */ 2529 #define GPIO_OSPEEDER_OSPEED7_1 (0x2UL << GPIO_OSPEEDER_OSPEED7_Pos) /*!< 0x00008000 */ 2530 #define GPIO_OSPEEDER_OSPEED8_Pos (16U) 2531 #define GPIO_OSPEEDER_OSPEED8_Msk (0x3UL << GPIO_OSPEEDER_OSPEED8_Pos) /*!< 0x00030000 */ 2532 #define GPIO_OSPEEDER_OSPEED8 GPIO_OSPEEDER_OSPEED8_Msk 2533 #define GPIO_OSPEEDER_OSPEED8_0 (0x1UL << GPIO_OSPEEDER_OSPEED8_Pos) /*!< 0x00010000 */ 2534 #define GPIO_OSPEEDER_OSPEED8_1 (0x2UL << GPIO_OSPEEDER_OSPEED8_Pos) /*!< 0x00020000 */ 2535 #define GPIO_OSPEEDER_OSPEED9_Pos (18U) 2536 #define GPIO_OSPEEDER_OSPEED9_Msk (0x3UL << GPIO_OSPEEDER_OSPEED9_Pos) /*!< 0x000C0000 */ 2537 #define GPIO_OSPEEDER_OSPEED9 GPIO_OSPEEDER_OSPEED9_Msk 2538 #define GPIO_OSPEEDER_OSPEED9_0 (0x1UL << GPIO_OSPEEDER_OSPEED9_Pos) /*!< 0x00040000 */ 2539 #define GPIO_OSPEEDER_OSPEED9_1 (0x2UL << GPIO_OSPEEDER_OSPEED9_Pos) /*!< 0x00080000 */ 2540 #define GPIO_OSPEEDER_OSPEED10_Pos (20U) 2541 #define GPIO_OSPEEDER_OSPEED10_Msk (0x3UL << GPIO_OSPEEDER_OSPEED10_Pos) /*!< 0x00300000 */ 2542 #define GPIO_OSPEEDER_OSPEED10 GPIO_OSPEEDER_OSPEED10_Msk 2543 #define GPIO_OSPEEDER_OSPEED10_0 (0x1UL << GPIO_OSPEEDER_OSPEED10_Pos) /*!< 0x00100000 */ 2544 #define GPIO_OSPEEDER_OSPEED10_1 (0x2UL << GPIO_OSPEEDER_OSPEED10_Pos) /*!< 0x00200000 */ 2545 #define GPIO_OSPEEDER_OSPEED11_Pos (22U) 2546 #define GPIO_OSPEEDER_OSPEED11_Msk (0x3UL << GPIO_OSPEEDER_OSPEED11_Pos) /*!< 0x00C00000 */ 2547 #define GPIO_OSPEEDER_OSPEED11 GPIO_OSPEEDER_OSPEED11_Msk 2548 #define GPIO_OSPEEDER_OSPEED11_0 (0x1UL << GPIO_OSPEEDER_OSPEED11_Pos) /*!< 0x00400000 */ 2549 #define GPIO_OSPEEDER_OSPEED11_1 (0x2UL << GPIO_OSPEEDER_OSPEED11_Pos) /*!< 0x00800000 */ 2550 #define GPIO_OSPEEDER_OSPEED12_Pos (24U) 2551 #define GPIO_OSPEEDER_OSPEED12_Msk (0x3UL << GPIO_OSPEEDER_OSPEED12_Pos) /*!< 0x03000000 */ 2552 #define GPIO_OSPEEDER_OSPEED12 GPIO_OSPEEDER_OSPEED12_Msk 2553 #define GPIO_OSPEEDER_OSPEED12_0 (0x1UL << GPIO_OSPEEDER_OSPEED12_Pos) /*!< 0x01000000 */ 2554 #define GPIO_OSPEEDER_OSPEED12_1 (0x2UL << GPIO_OSPEEDER_OSPEED12_Pos) /*!< 0x02000000 */ 2555 #define GPIO_OSPEEDER_OSPEED13_Pos (26U) 2556 #define GPIO_OSPEEDER_OSPEED13_Msk (0x3UL << GPIO_OSPEEDER_OSPEED13_Pos) /*!< 0x0C000000 */ 2557 #define GPIO_OSPEEDER_OSPEED13 GPIO_OSPEEDER_OSPEED13_Msk 2558 #define GPIO_OSPEEDER_OSPEED13_0 (0x1UL << GPIO_OSPEEDER_OSPEED13_Pos) /*!< 0x04000000 */ 2559 #define GPIO_OSPEEDER_OSPEED13_1 (0x2UL << GPIO_OSPEEDER_OSPEED13_Pos) /*!< 0x08000000 */ 2560 #define GPIO_OSPEEDER_OSPEED14_Pos (28U) 2561 #define GPIO_OSPEEDER_OSPEED14_Msk (0x3UL << GPIO_OSPEEDER_OSPEED14_Pos) /*!< 0x30000000 */ 2562 #define GPIO_OSPEEDER_OSPEED14 GPIO_OSPEEDER_OSPEED14_Msk 2563 #define GPIO_OSPEEDER_OSPEED14_0 (0x1UL << GPIO_OSPEEDER_OSPEED14_Pos) /*!< 0x10000000 */ 2564 #define GPIO_OSPEEDER_OSPEED14_1 (0x2UL << GPIO_OSPEEDER_OSPEED14_Pos) /*!< 0x20000000 */ 2565 #define GPIO_OSPEEDER_OSPEED15_Pos (30U) 2566 #define GPIO_OSPEEDER_OSPEED15_Msk (0x3UL << GPIO_OSPEEDER_OSPEED15_Pos) /*!< 0xC0000000 */ 2567 #define GPIO_OSPEEDER_OSPEED15 GPIO_OSPEEDER_OSPEED15_Msk 2568 #define GPIO_OSPEEDER_OSPEED15_0 (0x1UL << GPIO_OSPEEDER_OSPEED15_Pos) /*!< 0x40000000 */ 2569 #define GPIO_OSPEEDER_OSPEED15_1 (0x2UL << GPIO_OSPEEDER_OSPEED15_Pos) /*!< 0x80000000 */ 2570 2571 /******************* Bit definition for GPIO_PUPDR register ******************/ 2572 #define GPIO_PUPDR_PUPD0_Pos (0U) 2573 #define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */ 2574 #define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk 2575 #define GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */ 2576 #define GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */ 2577 #define GPIO_PUPDR_PUPD1_Pos (2U) 2578 #define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */ 2579 #define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk 2580 #define GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */ 2581 #define GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */ 2582 #define GPIO_PUPDR_PUPD2_Pos (4U) 2583 #define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */ 2584 #define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk 2585 #define GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */ 2586 #define GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */ 2587 #define GPIO_PUPDR_PUPD3_Pos (6U) 2588 #define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */ 2589 #define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk 2590 #define GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */ 2591 #define GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */ 2592 #define GPIO_PUPDR_PUPD4_Pos (8U) 2593 #define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */ 2594 #define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk 2595 #define GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */ 2596 #define GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */ 2597 #define GPIO_PUPDR_PUPD5_Pos (10U) 2598 #define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */ 2599 #define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk 2600 #define GPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */ 2601 #define GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */ 2602 #define GPIO_PUPDR_PUPD6_Pos (12U) 2603 #define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */ 2604 #define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk 2605 #define GPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */ 2606 #define GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */ 2607 #define GPIO_PUPDR_PUPD7_Pos (14U) 2608 #define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */ 2609 #define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk 2610 #define GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */ 2611 #define GPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */ 2612 #define GPIO_PUPDR_PUPD8_Pos (16U) 2613 #define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */ 2614 #define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk 2615 #define GPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */ 2616 #define GPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */ 2617 #define GPIO_PUPDR_PUPD9_Pos (18U) 2618 #define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */ 2619 #define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk 2620 #define GPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */ 2621 #define GPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */ 2622 #define GPIO_PUPDR_PUPD10_Pos (20U) 2623 #define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */ 2624 #define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk 2625 #define GPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */ 2626 #define GPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */ 2627 #define GPIO_PUPDR_PUPD11_Pos (22U) 2628 #define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */ 2629 #define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk 2630 #define GPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */ 2631 #define GPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */ 2632 #define GPIO_PUPDR_PUPD12_Pos (24U) 2633 #define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */ 2634 #define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk 2635 #define GPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */ 2636 #define GPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */ 2637 #define GPIO_PUPDR_PUPD13_Pos (26U) 2638 #define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */ 2639 #define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk 2640 #define GPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */ 2641 #define GPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */ 2642 #define GPIO_PUPDR_PUPD14_Pos (28U) 2643 #define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */ 2644 #define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk 2645 #define GPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */ 2646 #define GPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */ 2647 #define GPIO_PUPDR_PUPD15_Pos (30U) 2648 #define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */ 2649 #define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk 2650 #define GPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */ 2651 #define GPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */ 2652 2653 /******************* Bit definition for GPIO_IDR register *******************/ 2654 #define GPIO_IDR_ID0_Pos (0U) 2655 #define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */ 2656 #define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk 2657 #define GPIO_IDR_ID1_Pos (1U) 2658 #define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */ 2659 #define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk 2660 #define GPIO_IDR_ID2_Pos (2U) 2661 #define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */ 2662 #define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk 2663 #define GPIO_IDR_ID3_Pos (3U) 2664 #define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */ 2665 #define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk 2666 #define GPIO_IDR_ID4_Pos (4U) 2667 #define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */ 2668 #define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk 2669 #define GPIO_IDR_ID5_Pos (5U) 2670 #define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */ 2671 #define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk 2672 #define GPIO_IDR_ID6_Pos (6U) 2673 #define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */ 2674 #define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk 2675 #define GPIO_IDR_ID7_Pos (7U) 2676 #define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */ 2677 #define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk 2678 #define GPIO_IDR_ID8_Pos (8U) 2679 #define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */ 2680 #define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk 2681 #define GPIO_IDR_ID9_Pos (9U) 2682 #define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */ 2683 #define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk 2684 #define GPIO_IDR_ID10_Pos (10U) 2685 #define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */ 2686 #define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk 2687 #define GPIO_IDR_ID11_Pos (11U) 2688 #define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */ 2689 #define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk 2690 #define GPIO_IDR_ID12_Pos (12U) 2691 #define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */ 2692 #define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk 2693 #define GPIO_IDR_ID13_Pos (13U) 2694 #define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */ 2695 #define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk 2696 #define GPIO_IDR_ID14_Pos (14U) 2697 #define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */ 2698 #define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk 2699 #define GPIO_IDR_ID15_Pos (15U) 2700 #define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */ 2701 #define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk 2702 2703 /****************** Bit definition for GPIO_ODR register ********************/ 2704 #define GPIO_ODR_OD0_Pos (0U) 2705 #define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */ 2706 #define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk 2707 #define GPIO_ODR_OD1_Pos (1U) 2708 #define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */ 2709 #define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk 2710 #define GPIO_ODR_OD2_Pos (2U) 2711 #define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */ 2712 #define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk 2713 #define GPIO_ODR_OD3_Pos (3U) 2714 #define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */ 2715 #define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk 2716 #define GPIO_ODR_OD4_Pos (4U) 2717 #define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */ 2718 #define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk 2719 #define GPIO_ODR_OD5_Pos (5U) 2720 #define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */ 2721 #define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk 2722 #define GPIO_ODR_OD6_Pos (6U) 2723 #define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */ 2724 #define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk 2725 #define GPIO_ODR_OD7_Pos (7U) 2726 #define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */ 2727 #define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk 2728 #define GPIO_ODR_OD8_Pos (8U) 2729 #define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */ 2730 #define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk 2731 #define GPIO_ODR_OD9_Pos (9U) 2732 #define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */ 2733 #define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk 2734 #define GPIO_ODR_OD10_Pos (10U) 2735 #define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */ 2736 #define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk 2737 #define GPIO_ODR_OD11_Pos (11U) 2738 #define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */ 2739 #define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk 2740 #define GPIO_ODR_OD12_Pos (12U) 2741 #define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */ 2742 #define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk 2743 #define GPIO_ODR_OD13_Pos (13U) 2744 #define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */ 2745 #define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk 2746 #define GPIO_ODR_OD14_Pos (14U) 2747 #define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */ 2748 #define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk 2749 #define GPIO_ODR_OD15_Pos (15U) 2750 #define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */ 2751 #define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk 2752 2753 /****************** Bit definition for GPIO_BSRR register ********************/ 2754 #define GPIO_BSRR_BS_0 (0x00000001U) 2755 #define GPIO_BSRR_BS_1 (0x00000002U) 2756 #define GPIO_BSRR_BS_2 (0x00000004U) 2757 #define GPIO_BSRR_BS_3 (0x00000008U) 2758 #define GPIO_BSRR_BS_4 (0x00000010U) 2759 #define GPIO_BSRR_BS_5 (0x00000020U) 2760 #define GPIO_BSRR_BS_6 (0x00000040U) 2761 #define GPIO_BSRR_BS_7 (0x00000080U) 2762 #define GPIO_BSRR_BS_8 (0x00000100U) 2763 #define GPIO_BSRR_BS_9 (0x00000200U) 2764 #define GPIO_BSRR_BS_10 (0x00000400U) 2765 #define GPIO_BSRR_BS_11 (0x00000800U) 2766 #define GPIO_BSRR_BS_12 (0x00001000U) 2767 #define GPIO_BSRR_BS_13 (0x00002000U) 2768 #define GPIO_BSRR_BS_14 (0x00004000U) 2769 #define GPIO_BSRR_BS_15 (0x00008000U) 2770 #define GPIO_BSRR_BR_0 (0x00010000U) 2771 #define GPIO_BSRR_BR_1 (0x00020000U) 2772 #define GPIO_BSRR_BR_2 (0x00040000U) 2773 #define GPIO_BSRR_BR_3 (0x00080000U) 2774 #define GPIO_BSRR_BR_4 (0x00100000U) 2775 #define GPIO_BSRR_BR_5 (0x00200000U) 2776 #define GPIO_BSRR_BR_6 (0x00400000U) 2777 #define GPIO_BSRR_BR_7 (0x00800000U) 2778 #define GPIO_BSRR_BR_8 (0x01000000U) 2779 #define GPIO_BSRR_BR_9 (0x02000000U) 2780 #define GPIO_BSRR_BR_10 (0x04000000U) 2781 #define GPIO_BSRR_BR_11 (0x08000000U) 2782 #define GPIO_BSRR_BR_12 (0x10000000U) 2783 #define GPIO_BSRR_BR_13 (0x20000000U) 2784 #define GPIO_BSRR_BR_14 (0x40000000U) 2785 #define GPIO_BSRR_BR_15 (0x80000000U) 2786 2787 /****************** Bit definition for GPIO_LCKR register ********************/ 2788 #define GPIO_LCKR_LCK0_Pos (0U) 2789 #define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */ 2790 #define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk 2791 #define GPIO_LCKR_LCK1_Pos (1U) 2792 #define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */ 2793 #define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk 2794 #define GPIO_LCKR_LCK2_Pos (2U) 2795 #define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */ 2796 #define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk 2797 #define GPIO_LCKR_LCK3_Pos (3U) 2798 #define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */ 2799 #define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk 2800 #define GPIO_LCKR_LCK4_Pos (4U) 2801 #define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */ 2802 #define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk 2803 #define GPIO_LCKR_LCK5_Pos (5U) 2804 #define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */ 2805 #define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk 2806 #define GPIO_LCKR_LCK6_Pos (6U) 2807 #define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */ 2808 #define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk 2809 #define GPIO_LCKR_LCK7_Pos (7U) 2810 #define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */ 2811 #define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk 2812 #define GPIO_LCKR_LCK8_Pos (8U) 2813 #define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */ 2814 #define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk 2815 #define GPIO_LCKR_LCK9_Pos (9U) 2816 #define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */ 2817 #define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk 2818 #define GPIO_LCKR_LCK10_Pos (10U) 2819 #define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */ 2820 #define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk 2821 #define GPIO_LCKR_LCK11_Pos (11U) 2822 #define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */ 2823 #define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk 2824 #define GPIO_LCKR_LCK12_Pos (12U) 2825 #define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */ 2826 #define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk 2827 #define GPIO_LCKR_LCK13_Pos (13U) 2828 #define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */ 2829 #define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk 2830 #define GPIO_LCKR_LCK14_Pos (14U) 2831 #define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */ 2832 #define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk 2833 #define GPIO_LCKR_LCK15_Pos (15U) 2834 #define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */ 2835 #define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk 2836 #define GPIO_LCKR_LCKK_Pos (16U) 2837 #define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */ 2838 #define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk 2839 2840 /****************** Bit definition for GPIO_AFRL register ********************/ 2841 #define GPIO_AFRL_AFSEL0_Pos (0U) 2842 #define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */ 2843 #define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk 2844 #define GPIO_AFRL_AFSEL1_Pos (4U) 2845 #define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */ 2846 #define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk 2847 #define GPIO_AFRL_AFSEL2_Pos (8U) 2848 #define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */ 2849 #define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk 2850 #define GPIO_AFRL_AFSEL3_Pos (12U) 2851 #define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */ 2852 #define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk 2853 #define GPIO_AFRL_AFSEL4_Pos (16U) 2854 #define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */ 2855 #define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk 2856 #define GPIO_AFRL_AFSEL5_Pos (20U) 2857 #define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */ 2858 #define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk 2859 #define GPIO_AFRL_AFSEL6_Pos (24U) 2860 #define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */ 2861 #define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk 2862 #define GPIO_AFRL_AFSEL7_Pos (28U) 2863 #define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */ 2864 #define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk 2865 2866 /****************** Bit definition for GPIO_AFRH register ********************/ 2867 #define GPIO_AFRH_AFSEL8_Pos (0U) 2868 #define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */ 2869 #define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk 2870 #define GPIO_AFRH_AFSEL9_Pos (4U) 2871 #define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */ 2872 #define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk 2873 #define GPIO_AFRH_AFSEL10_Pos (8U) 2874 #define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */ 2875 #define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk 2876 #define GPIO_AFRH_AFSEL11_Pos (12U) 2877 #define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */ 2878 #define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk 2879 #define GPIO_AFRH_AFSEL12_Pos (16U) 2880 #define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */ 2881 #define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk 2882 #define GPIO_AFRH_AFSEL13_Pos (20U) 2883 #define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */ 2884 #define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk 2885 #define GPIO_AFRH_AFSEL14_Pos (24U) 2886 #define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */ 2887 #define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk 2888 #define GPIO_AFRH_AFSEL15_Pos (28U) 2889 #define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */ 2890 #define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk 2891 2892 /****************** Bit definition for GPIO_BRR register *********************/ 2893 #define GPIO_BRR_BR_0 (0x00000001U) 2894 #define GPIO_BRR_BR_1 (0x00000002U) 2895 #define GPIO_BRR_BR_2 (0x00000004U) 2896 #define GPIO_BRR_BR_3 (0x00000008U) 2897 #define GPIO_BRR_BR_4 (0x00000010U) 2898 #define GPIO_BRR_BR_5 (0x00000020U) 2899 #define GPIO_BRR_BR_6 (0x00000040U) 2900 #define GPIO_BRR_BR_7 (0x00000080U) 2901 #define GPIO_BRR_BR_8 (0x00000100U) 2902 #define GPIO_BRR_BR_9 (0x00000200U) 2903 #define GPIO_BRR_BR_10 (0x00000400U) 2904 #define GPIO_BRR_BR_11 (0x00000800U) 2905 #define GPIO_BRR_BR_12 (0x00001000U) 2906 #define GPIO_BRR_BR_13 (0x00002000U) 2907 #define GPIO_BRR_BR_14 (0x00004000U) 2908 #define GPIO_BRR_BR_15 (0x00008000U) 2909 2910 /******************************************************************************/ 2911 /* */ 2912 /* Inter-integrated Circuit Interface (I2C) */ 2913 /* */ 2914 /******************************************************************************/ 2915 2916 /******************* Bit definition for I2C_CR1 register *******************/ 2917 #define I2C_CR1_PE_Pos (0U) 2918 #define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos) /*!< 0x00000001 */ 2919 #define I2C_CR1_PE I2C_CR1_PE_Msk /*!< Peripheral enable */ 2920 #define I2C_CR1_TXIE_Pos (1U) 2921 #define I2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos) /*!< 0x00000002 */ 2922 #define I2C_CR1_TXIE I2C_CR1_TXIE_Msk /*!< TX interrupt enable */ 2923 #define I2C_CR1_RXIE_Pos (2U) 2924 #define I2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos) /*!< 0x00000004 */ 2925 #define I2C_CR1_RXIE I2C_CR1_RXIE_Msk /*!< RX interrupt enable */ 2926 #define I2C_CR1_ADDRIE_Pos (3U) 2927 #define I2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos) /*!< 0x00000008 */ 2928 #define I2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk /*!< Address match interrupt enable */ 2929 #define I2C_CR1_NACKIE_Pos (4U) 2930 #define I2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos) /*!< 0x00000010 */ 2931 #define I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk /*!< NACK received interrupt enable */ 2932 #define I2C_CR1_STOPIE_Pos (5U) 2933 #define I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos) /*!< 0x00000020 */ 2934 #define I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk /*!< STOP detection interrupt enable */ 2935 #define I2C_CR1_TCIE_Pos (6U) 2936 #define I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos) /*!< 0x00000040 */ 2937 #define I2C_CR1_TCIE I2C_CR1_TCIE_Msk /*!< Transfer complete interrupt enable */ 2938 #define I2C_CR1_ERRIE_Pos (7U) 2939 #define I2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos) /*!< 0x00000080 */ 2940 #define I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk /*!< Errors interrupt enable */ 2941 #define I2C_CR1_DNF_Pos (8U) 2942 #define I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos) /*!< 0x00000F00 */ 2943 #define I2C_CR1_DNF I2C_CR1_DNF_Msk /*!< Digital noise filter */ 2944 #define I2C_CR1_ANFOFF_Pos (12U) 2945 #define I2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos) /*!< 0x00001000 */ 2946 #define I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk /*!< Analog noise filter OFF */ 2947 #define I2C_CR1_TXDMAEN_Pos (14U) 2948 #define I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos) /*!< 0x00004000 */ 2949 #define I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk /*!< DMA transmission requests enable */ 2950 #define I2C_CR1_RXDMAEN_Pos (15U) 2951 #define I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos) /*!< 0x00008000 */ 2952 #define I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk /*!< DMA reception requests enable */ 2953 #define I2C_CR1_SBC_Pos (16U) 2954 #define I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos) /*!< 0x00010000 */ 2955 #define I2C_CR1_SBC I2C_CR1_SBC_Msk /*!< Slave byte control */ 2956 #define I2C_CR1_NOSTRETCH_Pos (17U) 2957 #define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos) /*!< 0x00020000 */ 2958 #define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk /*!< Clock stretching disable */ 2959 #define I2C_CR1_WUPEN_Pos (18U) 2960 #define I2C_CR1_WUPEN_Msk (0x1UL << I2C_CR1_WUPEN_Pos) /*!< 0x00040000 */ 2961 #define I2C_CR1_WUPEN I2C_CR1_WUPEN_Msk /*!< Wakeup from STOP enable */ 2962 #define I2C_CR1_GCEN_Pos (19U) 2963 #define I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos) /*!< 0x00080000 */ 2964 #define I2C_CR1_GCEN I2C_CR1_GCEN_Msk /*!< General call enable */ 2965 #define I2C_CR1_SMBHEN_Pos (20U) 2966 #define I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos) /*!< 0x00100000 */ 2967 #define I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk /*!< SMBus host address enable */ 2968 #define I2C_CR1_SMBDEN_Pos (21U) 2969 #define I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos) /*!< 0x00200000 */ 2970 #define I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk /*!< SMBus device default address enable */ 2971 #define I2C_CR1_ALERTEN_Pos (22U) 2972 #define I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos) /*!< 0x00400000 */ 2973 #define I2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk /*!< SMBus alert enable */ 2974 #define I2C_CR1_PECEN_Pos (23U) 2975 #define I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos) /*!< 0x00800000 */ 2976 #define I2C_CR1_PECEN I2C_CR1_PECEN_Msk /*!< PEC enable */ 2977 2978 /****************** Bit definition for I2C_CR2 register ********************/ 2979 #define I2C_CR2_SADD_Pos (0U) 2980 #define I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos) /*!< 0x000003FF */ 2981 #define I2C_CR2_SADD I2C_CR2_SADD_Msk /*!< Slave address (master mode) */ 2982 #define I2C_CR2_RD_WRN_Pos (10U) 2983 #define I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos) /*!< 0x00000400 */ 2984 #define I2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk /*!< Transfer direction (master mode) */ 2985 #define I2C_CR2_ADD10_Pos (11U) 2986 #define I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos) /*!< 0x00000800 */ 2987 #define I2C_CR2_ADD10 I2C_CR2_ADD10_Msk /*!< 10-bit addressing mode (master mode) */ 2988 #define I2C_CR2_HEAD10R_Pos (12U) 2989 #define I2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos) /*!< 0x00001000 */ 2990 #define I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk /*!< 10-bit address header only read direction (master mode) */ 2991 #define I2C_CR2_START_Pos (13U) 2992 #define I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos) /*!< 0x00002000 */ 2993 #define I2C_CR2_START I2C_CR2_START_Msk /*!< START generation */ 2994 #define I2C_CR2_STOP_Pos (14U) 2995 #define I2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos) /*!< 0x00004000 */ 2996 #define I2C_CR2_STOP I2C_CR2_STOP_Msk /*!< STOP generation (master mode) */ 2997 #define I2C_CR2_NACK_Pos (15U) 2998 #define I2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos) /*!< 0x00008000 */ 2999 #define I2C_CR2_NACK I2C_CR2_NACK_Msk /*!< NACK generation (slave mode) */ 3000 #define I2C_CR2_NBYTES_Pos (16U) 3001 #define I2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos) /*!< 0x00FF0000 */ 3002 #define I2C_CR2_NBYTES I2C_CR2_NBYTES_Msk /*!< Number of bytes */ 3003 #define I2C_CR2_RELOAD_Pos (24U) 3004 #define I2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos) /*!< 0x01000000 */ 3005 #define I2C_CR2_RELOAD I2C_CR2_RELOAD_Msk /*!< NBYTES reload mode */ 3006 #define I2C_CR2_AUTOEND_Pos (25U) 3007 #define I2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos) /*!< 0x02000000 */ 3008 #define I2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk /*!< Automatic end mode (master mode) */ 3009 #define I2C_CR2_PECBYTE_Pos (26U) 3010 #define I2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos) /*!< 0x04000000 */ 3011 #define I2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk /*!< Packet error checking byte */ 3012 3013 /******************* Bit definition for I2C_OAR1 register ******************/ 3014 #define I2C_OAR1_OA1_Pos (0U) 3015 #define I2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos) /*!< 0x000003FF */ 3016 #define I2C_OAR1_OA1 I2C_OAR1_OA1_Msk /*!< Interface own address 1 */ 3017 #define I2C_OAR1_OA1MODE_Pos (10U) 3018 #define I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos) /*!< 0x00000400 */ 3019 #define I2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk /*!< Own address 1 10-bit mode */ 3020 #define I2C_OAR1_OA1EN_Pos (15U) 3021 #define I2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos) /*!< 0x00008000 */ 3022 #define I2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk /*!< Own address 1 enable */ 3023 3024 /******************* Bit definition for I2C_OAR2 register ******************/ 3025 #define I2C_OAR2_OA2_Pos (1U) 3026 #define I2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos) /*!< 0x000000FE */ 3027 #define I2C_OAR2_OA2 I2C_OAR2_OA2_Msk /*!< Interface own address 2 */ 3028 #define I2C_OAR2_OA2MSK_Pos (8U) 3029 #define I2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos) /*!< 0x00000700 */ 3030 #define I2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk /*!< Own address 2 masks */ 3031 #define I2C_OAR2_OA2NOMASK (0x00000000U) /*!< No mask */ 3032 #define I2C_OAR2_OA2MASK01_Pos (8U) 3033 #define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos) /*!< 0x00000100 */ 3034 #define I2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk /*!< OA2[1] is masked, Only OA2[7:2] are compared */ 3035 #define I2C_OAR2_OA2MASK02_Pos (9U) 3036 #define I2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos) /*!< 0x00000200 */ 3037 #define I2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk /*!< OA2[2:1] is masked, Only OA2[7:3] are compared */ 3038 #define I2C_OAR2_OA2MASK03_Pos (8U) 3039 #define I2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos) /*!< 0x00000300 */ 3040 #define I2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk /*!< OA2[3:1] is masked, Only OA2[7:4] are compared */ 3041 #define I2C_OAR2_OA2MASK04_Pos (10U) 3042 #define I2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos) /*!< 0x00000400 */ 3043 #define I2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk /*!< OA2[4:1] is masked, Only OA2[7:5] are compared */ 3044 #define I2C_OAR2_OA2MASK05_Pos (8U) 3045 #define I2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos) /*!< 0x00000500 */ 3046 #define I2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk /*!< OA2[5:1] is masked, Only OA2[7:6] are compared */ 3047 #define I2C_OAR2_OA2MASK06_Pos (9U) 3048 #define I2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos) /*!< 0x00000600 */ 3049 #define I2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk /*!< OA2[6:1] is masked, Only OA2[7] are compared */ 3050 #define I2C_OAR2_OA2MASK07_Pos (8U) 3051 #define I2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos) /*!< 0x00000700 */ 3052 #define I2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk /*!< OA2[7:1] is masked, No comparison is done */ 3053 #define I2C_OAR2_OA2EN_Pos (15U) 3054 #define I2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos) /*!< 0x00008000 */ 3055 #define I2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk /*!< Own address 2 enable */ 3056 3057 /******************* Bit definition for I2C_TIMINGR register *******************/ 3058 #define I2C_TIMINGR_SCLL_Pos (0U) 3059 #define I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos) /*!< 0x000000FF */ 3060 #define I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk /*!< SCL low period (master mode) */ 3061 #define I2C_TIMINGR_SCLH_Pos (8U) 3062 #define I2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos) /*!< 0x0000FF00 */ 3063 #define I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk /*!< SCL high period (master mode) */ 3064 #define I2C_TIMINGR_SDADEL_Pos (16U) 3065 #define I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos) /*!< 0x000F0000 */ 3066 #define I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk /*!< Data hold time */ 3067 #define I2C_TIMINGR_SCLDEL_Pos (20U) 3068 #define I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos) /*!< 0x00F00000 */ 3069 #define I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk /*!< Data setup time */ 3070 #define I2C_TIMINGR_PRESC_Pos (28U) 3071 #define I2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos) /*!< 0xF0000000 */ 3072 #define I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk /*!< Timings prescaler */ 3073 3074 /******************* Bit definition for I2C_TIMEOUTR register *******************/ 3075 #define I2C_TIMEOUTR_TIMEOUTA_Pos (0U) 3076 #define I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos) /*!< 0x00000FFF */ 3077 #define I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk /*!< Bus timeout A */ 3078 #define I2C_TIMEOUTR_TIDLE_Pos (12U) 3079 #define I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos) /*!< 0x00001000 */ 3080 #define I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk /*!< Idle clock timeout detection */ 3081 #define I2C_TIMEOUTR_TIMOUTEN_Pos (15U) 3082 #define I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos) /*!< 0x00008000 */ 3083 #define I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk /*!< Clock timeout enable */ 3084 #define I2C_TIMEOUTR_TIMEOUTB_Pos (16U) 3085 #define I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos) /*!< 0x0FFF0000 */ 3086 #define I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk /*!< Bus timeout B*/ 3087 #define I2C_TIMEOUTR_TEXTEN_Pos (31U) 3088 #define I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos) /*!< 0x80000000 */ 3089 #define I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk /*!< Extended clock timeout enable */ 3090 3091 /****************** Bit definition for I2C_ISR register *********************/ 3092 #define I2C_ISR_TXE_Pos (0U) 3093 #define I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos) /*!< 0x00000001 */ 3094 #define I2C_ISR_TXE I2C_ISR_TXE_Msk /*!< Transmit data register empty */ 3095 #define I2C_ISR_TXIS_Pos (1U) 3096 #define I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos) /*!< 0x00000002 */ 3097 #define I2C_ISR_TXIS I2C_ISR_TXIS_Msk /*!< Transmit interrupt status */ 3098 #define I2C_ISR_RXNE_Pos (2U) 3099 #define I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos) /*!< 0x00000004 */ 3100 #define I2C_ISR_RXNE I2C_ISR_RXNE_Msk /*!< Receive data register not empty */ 3101 #define I2C_ISR_ADDR_Pos (3U) 3102 #define I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos) /*!< 0x00000008 */ 3103 #define I2C_ISR_ADDR I2C_ISR_ADDR_Msk /*!< Address matched (slave mode)*/ 3104 #define I2C_ISR_NACKF_Pos (4U) 3105 #define I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos) /*!< 0x00000010 */ 3106 #define I2C_ISR_NACKF I2C_ISR_NACKF_Msk /*!< NACK received flag */ 3107 #define I2C_ISR_STOPF_Pos (5U) 3108 #define I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos) /*!< 0x00000020 */ 3109 #define I2C_ISR_STOPF I2C_ISR_STOPF_Msk /*!< STOP detection flag */ 3110 #define I2C_ISR_TC_Pos (6U) 3111 #define I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos) /*!< 0x00000040 */ 3112 #define I2C_ISR_TC I2C_ISR_TC_Msk /*!< Transfer complete (master mode) */ 3113 #define I2C_ISR_TCR_Pos (7U) 3114 #define I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos) /*!< 0x00000080 */ 3115 #define I2C_ISR_TCR I2C_ISR_TCR_Msk /*!< Transfer complete reload */ 3116 #define I2C_ISR_BERR_Pos (8U) 3117 #define I2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos) /*!< 0x00000100 */ 3118 #define I2C_ISR_BERR I2C_ISR_BERR_Msk /*!< Bus error */ 3119 #define I2C_ISR_ARLO_Pos (9U) 3120 #define I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos) /*!< 0x00000200 */ 3121 #define I2C_ISR_ARLO I2C_ISR_ARLO_Msk /*!< Arbitration lost */ 3122 #define I2C_ISR_OVR_Pos (10U) 3123 #define I2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos) /*!< 0x00000400 */ 3124 #define I2C_ISR_OVR I2C_ISR_OVR_Msk /*!< Overrun/Underrun */ 3125 #define I2C_ISR_PECERR_Pos (11U) 3126 #define I2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos) /*!< 0x00000800 */ 3127 #define I2C_ISR_PECERR I2C_ISR_PECERR_Msk /*!< PEC error in reception */ 3128 #define I2C_ISR_TIMEOUT_Pos (12U) 3129 #define I2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos) /*!< 0x00001000 */ 3130 #define I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk /*!< Timeout or Tlow detection flag */ 3131 #define I2C_ISR_ALERT_Pos (13U) 3132 #define I2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos) /*!< 0x00002000 */ 3133 #define I2C_ISR_ALERT I2C_ISR_ALERT_Msk /*!< SMBus alert */ 3134 #define I2C_ISR_BUSY_Pos (15U) 3135 #define I2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos) /*!< 0x00008000 */ 3136 #define I2C_ISR_BUSY I2C_ISR_BUSY_Msk /*!< Bus busy */ 3137 #define I2C_ISR_DIR_Pos (16U) 3138 #define I2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos) /*!< 0x00010000 */ 3139 #define I2C_ISR_DIR I2C_ISR_DIR_Msk /*!< Transfer direction (slave mode) */ 3140 #define I2C_ISR_ADDCODE_Pos (17U) 3141 #define I2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos) /*!< 0x00FE0000 */ 3142 #define I2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk /*!< Address match code (slave mode) */ 3143 3144 /****************** Bit definition for I2C_ICR register *********************/ 3145 #define I2C_ICR_ADDRCF_Pos (3U) 3146 #define I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos) /*!< 0x00000008 */ 3147 #define I2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk /*!< Address matched clear flag */ 3148 #define I2C_ICR_NACKCF_Pos (4U) 3149 #define I2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos) /*!< 0x00000010 */ 3150 #define I2C_ICR_NACKCF I2C_ICR_NACKCF_Msk /*!< NACK clear flag */ 3151 #define I2C_ICR_STOPCF_Pos (5U) 3152 #define I2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos) /*!< 0x00000020 */ 3153 #define I2C_ICR_STOPCF I2C_ICR_STOPCF_Msk /*!< STOP detection clear flag */ 3154 #define I2C_ICR_BERRCF_Pos (8U) 3155 #define I2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos) /*!< 0x00000100 */ 3156 #define I2C_ICR_BERRCF I2C_ICR_BERRCF_Msk /*!< Bus error clear flag */ 3157 #define I2C_ICR_ARLOCF_Pos (9U) 3158 #define I2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos) /*!< 0x00000200 */ 3159 #define I2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk /*!< Arbitration lost clear flag */ 3160 #define I2C_ICR_OVRCF_Pos (10U) 3161 #define I2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos) /*!< 0x00000400 */ 3162 #define I2C_ICR_OVRCF I2C_ICR_OVRCF_Msk /*!< Overrun/Underrun clear flag */ 3163 #define I2C_ICR_PECCF_Pos (11U) 3164 #define I2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos) /*!< 0x00000800 */ 3165 #define I2C_ICR_PECCF I2C_ICR_PECCF_Msk /*!< PAC error clear flag */ 3166 #define I2C_ICR_TIMOUTCF_Pos (12U) 3167 #define I2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos) /*!< 0x00001000 */ 3168 #define I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk /*!< Timeout clear flag */ 3169 #define I2C_ICR_ALERTCF_Pos (13U) 3170 #define I2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos) /*!< 0x00002000 */ 3171 #define I2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk /*!< Alert clear flag */ 3172 3173 /****************** Bit definition for I2C_PECR register *********************/ 3174 #define I2C_PECR_PEC_Pos (0U) 3175 #define I2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos) /*!< 0x000000FF */ 3176 #define I2C_PECR_PEC I2C_PECR_PEC_Msk /*!< PEC register */ 3177 3178 /****************** Bit definition for I2C_RXDR register *********************/ 3179 #define I2C_RXDR_RXDATA_Pos (0U) 3180 #define I2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos) /*!< 0x000000FF */ 3181 #define I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk /*!< 8-bit receive data */ 3182 3183 /****************** Bit definition for I2C_TXDR register *********************/ 3184 #define I2C_TXDR_TXDATA_Pos (0U) 3185 #define I2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos) /*!< 0x000000FF */ 3186 #define I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk /*!< 8-bit transmit data */ 3187 3188 /******************************************************************************/ 3189 /* */ 3190 /* Independent WATCHDOG (IWDG) */ 3191 /* */ 3192 /******************************************************************************/ 3193 /******************* Bit definition for IWDG_KR register ********************/ 3194 #define IWDG_KR_KEY_Pos (0U) 3195 #define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos) /*!< 0x0000FFFF */ 3196 #define IWDG_KR_KEY IWDG_KR_KEY_Msk /*!< Key value (write only, read 0000h) */ 3197 3198 /******************* Bit definition for IWDG_PR register ********************/ 3199 #define IWDG_PR_PR_Pos (0U) 3200 #define IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos) /*!< 0x00000007 */ 3201 #define IWDG_PR_PR IWDG_PR_PR_Msk /*!< PR[2:0] (Prescaler divider) */ 3202 #define IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos) /*!< 0x00000001 */ 3203 #define IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos) /*!< 0x00000002 */ 3204 #define IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos) /*!< 0x00000004 */ 3205 3206 /******************* Bit definition for IWDG_RLR register *******************/ 3207 #define IWDG_RLR_RL_Pos (0U) 3208 #define IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos) /*!< 0x00000FFF */ 3209 #define IWDG_RLR_RL IWDG_RLR_RL_Msk /*!< Watchdog counter reload value */ 3210 3211 /******************* Bit definition for IWDG_SR register ********************/ 3212 #define IWDG_SR_PVU_Pos (0U) 3213 #define IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos) /*!< 0x00000001 */ 3214 #define IWDG_SR_PVU IWDG_SR_PVU_Msk /*!< Watchdog prescaler value update */ 3215 #define IWDG_SR_RVU_Pos (1U) 3216 #define IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos) /*!< 0x00000002 */ 3217 #define IWDG_SR_RVU IWDG_SR_RVU_Msk /*!< Watchdog counter reload value update */ 3218 #define IWDG_SR_WVU_Pos (2U) 3219 #define IWDG_SR_WVU_Msk (0x1UL << IWDG_SR_WVU_Pos) /*!< 0x00000004 */ 3220 #define IWDG_SR_WVU IWDG_SR_WVU_Msk /*!< Watchdog counter window value update */ 3221 3222 /******************* Bit definition for IWDG_KR register ********************/ 3223 #define IWDG_WINR_WIN_Pos (0U) 3224 #define IWDG_WINR_WIN_Msk (0xFFFUL << IWDG_WINR_WIN_Pos) /*!< 0x00000FFF */ 3225 #define IWDG_WINR_WIN IWDG_WINR_WIN_Msk /*!< Watchdog counter window value */ 3226 3227 /******************************************************************************/ 3228 /* */ 3229 /* Low Power Timer (LPTTIM) */ 3230 /* */ 3231 /******************************************************************************/ 3232 /****************** Bit definition for LPTIM_ISR register *******************/ 3233 #define LPTIM_ISR_CMPM_Pos (0U) 3234 #define LPTIM_ISR_CMPM_Msk (0x1UL << LPTIM_ISR_CMPM_Pos) /*!< 0x00000001 */ 3235 #define LPTIM_ISR_CMPM LPTIM_ISR_CMPM_Msk /*!< Compare match */ 3236 #define LPTIM_ISR_ARRM_Pos (1U) 3237 #define LPTIM_ISR_ARRM_Msk (0x1UL << LPTIM_ISR_ARRM_Pos) /*!< 0x00000002 */ 3238 #define LPTIM_ISR_ARRM LPTIM_ISR_ARRM_Msk /*!< Autoreload match */ 3239 #define LPTIM_ISR_EXTTRIG_Pos (2U) 3240 #define LPTIM_ISR_EXTTRIG_Msk (0x1UL << LPTIM_ISR_EXTTRIG_Pos) /*!< 0x00000004 */ 3241 #define LPTIM_ISR_EXTTRIG LPTIM_ISR_EXTTRIG_Msk /*!< External trigger edge event */ 3242 #define LPTIM_ISR_CMPOK_Pos (3U) 3243 #define LPTIM_ISR_CMPOK_Msk (0x1UL << LPTIM_ISR_CMPOK_Pos) /*!< 0x00000008 */ 3244 #define LPTIM_ISR_CMPOK LPTIM_ISR_CMPOK_Msk /*!< Compare register update OK */ 3245 #define LPTIM_ISR_ARROK_Pos (4U) 3246 #define LPTIM_ISR_ARROK_Msk (0x1UL << LPTIM_ISR_ARROK_Pos) /*!< 0x00000010 */ 3247 #define LPTIM_ISR_ARROK LPTIM_ISR_ARROK_Msk /*!< Autoreload register update OK */ 3248 #define LPTIM_ISR_UP_Pos (5U) 3249 #define LPTIM_ISR_UP_Msk (0x1UL << LPTIM_ISR_UP_Pos) /*!< 0x00000020 */ 3250 #define LPTIM_ISR_UP LPTIM_ISR_UP_Msk /*!< Counter direction change down to up */ 3251 #define LPTIM_ISR_DOWN_Pos (6U) 3252 #define LPTIM_ISR_DOWN_Msk (0x1UL << LPTIM_ISR_DOWN_Pos) /*!< 0x00000040 */ 3253 #define LPTIM_ISR_DOWN LPTIM_ISR_DOWN_Msk /*!< Counter direction change up to down */ 3254 3255 /****************** Bit definition for LPTIM_ICR register *******************/ 3256 #define LPTIM_ICR_CMPMCF_Pos (0U) 3257 #define LPTIM_ICR_CMPMCF_Msk (0x1UL << LPTIM_ICR_CMPMCF_Pos) /*!< 0x00000001 */ 3258 #define LPTIM_ICR_CMPMCF LPTIM_ICR_CMPMCF_Msk /*!< Compare match Clear Flag */ 3259 #define LPTIM_ICR_ARRMCF_Pos (1U) 3260 #define LPTIM_ICR_ARRMCF_Msk (0x1UL << LPTIM_ICR_ARRMCF_Pos) /*!< 0x00000002 */ 3261 #define LPTIM_ICR_ARRMCF LPTIM_ICR_ARRMCF_Msk /*!< Autoreload match Clear Flag */ 3262 #define LPTIM_ICR_EXTTRIGCF_Pos (2U) 3263 #define LPTIM_ICR_EXTTRIGCF_Msk (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos) /*!< 0x00000004 */ 3264 #define LPTIM_ICR_EXTTRIGCF LPTIM_ICR_EXTTRIGCF_Msk /*!< External trigger edge event Clear Flag */ 3265 #define LPTIM_ICR_CMPOKCF_Pos (3U) 3266 #define LPTIM_ICR_CMPOKCF_Msk (0x1UL << LPTIM_ICR_CMPOKCF_Pos) /*!< 0x00000008 */ 3267 #define LPTIM_ICR_CMPOKCF LPTIM_ICR_CMPOKCF_Msk /*!< Compare register update OK Clear Flag */ 3268 #define LPTIM_ICR_ARROKCF_Pos (4U) 3269 #define LPTIM_ICR_ARROKCF_Msk (0x1UL << LPTIM_ICR_ARROKCF_Pos) /*!< 0x00000010 */ 3270 #define LPTIM_ICR_ARROKCF LPTIM_ICR_ARROKCF_Msk /*!< Autoreload register update OK Clear Flag */ 3271 #define LPTIM_ICR_UPCF_Pos (5U) 3272 #define LPTIM_ICR_UPCF_Msk (0x1UL << LPTIM_ICR_UPCF_Pos) /*!< 0x00000020 */ 3273 #define LPTIM_ICR_UPCF LPTIM_ICR_UPCF_Msk /*!< Counter direction change down to up Clear Flag */ 3274 #define LPTIM_ICR_DOWNCF_Pos (6U) 3275 #define LPTIM_ICR_DOWNCF_Msk (0x1UL << LPTIM_ICR_DOWNCF_Pos) /*!< 0x00000040 */ 3276 #define LPTIM_ICR_DOWNCF LPTIM_ICR_DOWNCF_Msk /*!< Counter direction change up to down Clear Flag */ 3277 3278 /****************** Bit definition for LPTIM_IER register ********************/ 3279 #define LPTIM_IER_CMPMIE_Pos (0U) 3280 #define LPTIM_IER_CMPMIE_Msk (0x1UL << LPTIM_IER_CMPMIE_Pos) /*!< 0x00000001 */ 3281 #define LPTIM_IER_CMPMIE LPTIM_IER_CMPMIE_Msk /*!< Compare match Interrupt Enable */ 3282 #define LPTIM_IER_ARRMIE_Pos (1U) 3283 #define LPTIM_IER_ARRMIE_Msk (0x1UL << LPTIM_IER_ARRMIE_Pos) /*!< 0x00000002 */ 3284 #define LPTIM_IER_ARRMIE LPTIM_IER_ARRMIE_Msk /*!< Autoreload match Interrupt Enable */ 3285 #define LPTIM_IER_EXTTRIGIE_Pos (2U) 3286 #define LPTIM_IER_EXTTRIGIE_Msk (0x1UL << LPTIM_IER_EXTTRIGIE_Pos) /*!< 0x00000004 */ 3287 #define LPTIM_IER_EXTTRIGIE LPTIM_IER_EXTTRIGIE_Msk /*!< External trigger edge event Interrupt Enable */ 3288 #define LPTIM_IER_CMPOKIE_Pos (3U) 3289 #define LPTIM_IER_CMPOKIE_Msk (0x1UL << LPTIM_IER_CMPOKIE_Pos) /*!< 0x00000008 */ 3290 #define LPTIM_IER_CMPOKIE LPTIM_IER_CMPOKIE_Msk /*!< Compare register update OK Interrupt Enable */ 3291 #define LPTIM_IER_ARROKIE_Pos (4U) 3292 #define LPTIM_IER_ARROKIE_Msk (0x1UL << LPTIM_IER_ARROKIE_Pos) /*!< 0x00000010 */ 3293 #define LPTIM_IER_ARROKIE LPTIM_IER_ARROKIE_Msk /*!< Autoreload register update OK Interrupt Enable */ 3294 #define LPTIM_IER_UPIE_Pos (5U) 3295 #define LPTIM_IER_UPIE_Msk (0x1UL << LPTIM_IER_UPIE_Pos) /*!< 0x00000020 */ 3296 #define LPTIM_IER_UPIE LPTIM_IER_UPIE_Msk /*!< Counter direction change down to up Interrupt Enable */ 3297 #define LPTIM_IER_DOWNIE_Pos (6U) 3298 #define LPTIM_IER_DOWNIE_Msk (0x1UL << LPTIM_IER_DOWNIE_Pos) /*!< 0x00000040 */ 3299 #define LPTIM_IER_DOWNIE LPTIM_IER_DOWNIE_Msk /*!< Counter direction change up to down Interrupt Enable */ 3300 3301 /****************** Bit definition for LPTIM_CFGR register *******************/ 3302 #define LPTIM_CFGR_CKSEL_Pos (0U) 3303 #define LPTIM_CFGR_CKSEL_Msk (0x1UL << LPTIM_CFGR_CKSEL_Pos) /*!< 0x00000001 */ 3304 #define LPTIM_CFGR_CKSEL LPTIM_CFGR_CKSEL_Msk /*!< Clock selector */ 3305 3306 #define LPTIM_CFGR_CKPOL_Pos (1U) 3307 #define LPTIM_CFGR_CKPOL_Msk (0x3UL << LPTIM_CFGR_CKPOL_Pos) /*!< 0x00000006 */ 3308 #define LPTIM_CFGR_CKPOL LPTIM_CFGR_CKPOL_Msk /*!< CKPOL[1:0] bits (Clock polarity) */ 3309 #define LPTIM_CFGR_CKPOL_0 (0x1UL << LPTIM_CFGR_CKPOL_Pos) /*!< 0x00000002 */ 3310 #define LPTIM_CFGR_CKPOL_1 (0x2UL << LPTIM_CFGR_CKPOL_Pos) /*!< 0x00000004 */ 3311 3312 #define LPTIM_CFGR_CKFLT_Pos (3U) 3313 #define LPTIM_CFGR_CKFLT_Msk (0x3UL << LPTIM_CFGR_CKFLT_Pos) /*!< 0x00000018 */ 3314 #define LPTIM_CFGR_CKFLT LPTIM_CFGR_CKFLT_Msk /*!< CKFLT[1:0] bits (Configurable digital filter for external clock) */ 3315 #define LPTIM_CFGR_CKFLT_0 (0x1UL << LPTIM_CFGR_CKFLT_Pos) /*!< 0x00000008 */ 3316 #define LPTIM_CFGR_CKFLT_1 (0x2UL << LPTIM_CFGR_CKFLT_Pos) /*!< 0x00000010 */ 3317 3318 #define LPTIM_CFGR_TRGFLT_Pos (6U) 3319 #define LPTIM_CFGR_TRGFLT_Msk (0x3UL << LPTIM_CFGR_TRGFLT_Pos) /*!< 0x000000C0 */ 3320 #define LPTIM_CFGR_TRGFLT LPTIM_CFGR_TRGFLT_Msk /*!< TRGFLT[1:0] bits (Configurable digital filter for trigger) */ 3321 #define LPTIM_CFGR_TRGFLT_0 (0x1UL << LPTIM_CFGR_TRGFLT_Pos) /*!< 0x00000040 */ 3322 #define LPTIM_CFGR_TRGFLT_1 (0x2UL << LPTIM_CFGR_TRGFLT_Pos) /*!< 0x00000080 */ 3323 3324 #define LPTIM_CFGR_PRESC_Pos (9U) 3325 #define LPTIM_CFGR_PRESC_Msk (0x7UL << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000E00 */ 3326 #define LPTIM_CFGR_PRESC LPTIM_CFGR_PRESC_Msk /*!< PRESC[2:0] bits (Clock prescaler) */ 3327 #define LPTIM_CFGR_PRESC_0 (0x1UL << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000200 */ 3328 #define LPTIM_CFGR_PRESC_1 (0x2UL << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000400 */ 3329 #define LPTIM_CFGR_PRESC_2 (0x4UL << LPTIM_CFGR_PRESC_Pos) /*!< 0x00000800 */ 3330 3331 #define LPTIM_CFGR_TRIGSEL_Pos (13U) 3332 #define LPTIM_CFGR_TRIGSEL_Msk (0x7UL << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x0000E000 */ 3333 #define LPTIM_CFGR_TRIGSEL LPTIM_CFGR_TRIGSEL_Msk /*!< TRIGSEL[2:0]] bits (Trigger selector) */ 3334 #define LPTIM_CFGR_TRIGSEL_0 (0x1UL << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x00002000 */ 3335 #define LPTIM_CFGR_TRIGSEL_1 (0x2UL << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x00004000 */ 3336 #define LPTIM_CFGR_TRIGSEL_2 (0x4UL << LPTIM_CFGR_TRIGSEL_Pos) /*!< 0x00008000 */ 3337 3338 #define LPTIM_CFGR_TRIGEN_Pos (17U) 3339 #define LPTIM_CFGR_TRIGEN_Msk (0x3UL << LPTIM_CFGR_TRIGEN_Pos) /*!< 0x00060000 */ 3340 #define LPTIM_CFGR_TRIGEN LPTIM_CFGR_TRIGEN_Msk /*!< TRIGEN[1:0] bits (Trigger enable and polarity) */ 3341 #define LPTIM_CFGR_TRIGEN_0 (0x1UL << LPTIM_CFGR_TRIGEN_Pos) /*!< 0x00020000 */ 3342 #define LPTIM_CFGR_TRIGEN_1 (0x2UL << LPTIM_CFGR_TRIGEN_Pos) /*!< 0x00040000 */ 3343 3344 #define LPTIM_CFGR_TIMOUT_Pos (19U) 3345 #define LPTIM_CFGR_TIMOUT_Msk (0x1UL << LPTIM_CFGR_TIMOUT_Pos) /*!< 0x00080000 */ 3346 #define LPTIM_CFGR_TIMOUT LPTIM_CFGR_TIMOUT_Msk /*!< Timout enable */ 3347 #define LPTIM_CFGR_WAVE_Pos (20U) 3348 #define LPTIM_CFGR_WAVE_Msk (0x1UL << LPTIM_CFGR_WAVE_Pos) /*!< 0x00100000 */ 3349 #define LPTIM_CFGR_WAVE LPTIM_CFGR_WAVE_Msk /*!< Waveform shape */ 3350 #define LPTIM_CFGR_WAVPOL_Pos (21U) 3351 #define LPTIM_CFGR_WAVPOL_Msk (0x1UL << LPTIM_CFGR_WAVPOL_Pos) /*!< 0x00200000 */ 3352 #define LPTIM_CFGR_WAVPOL LPTIM_CFGR_WAVPOL_Msk /*!< Waveform shape polarity */ 3353 #define LPTIM_CFGR_PRELOAD_Pos (22U) 3354 #define LPTIM_CFGR_PRELOAD_Msk (0x1UL << LPTIM_CFGR_PRELOAD_Pos) /*!< 0x00400000 */ 3355 #define LPTIM_CFGR_PRELOAD LPTIM_CFGR_PRELOAD_Msk /*!< Reg update mode */ 3356 #define LPTIM_CFGR_COUNTMODE_Pos (23U) 3357 #define LPTIM_CFGR_COUNTMODE_Msk (0x1UL << LPTIM_CFGR_COUNTMODE_Pos) /*!< 0x00800000 */ 3358 #define LPTIM_CFGR_COUNTMODE LPTIM_CFGR_COUNTMODE_Msk /*!< Counter mode enable */ 3359 #define LPTIM_CFGR_ENC_Pos (24U) 3360 #define LPTIM_CFGR_ENC_Msk (0x1UL << LPTIM_CFGR_ENC_Pos) /*!< 0x01000000 */ 3361 #define LPTIM_CFGR_ENC LPTIM_CFGR_ENC_Msk /*!< Encoder mode enable */ 3362 3363 /****************** Bit definition for LPTIM_CR register ********************/ 3364 #define LPTIM_CR_ENABLE_Pos (0U) 3365 #define LPTIM_CR_ENABLE_Msk (0x1UL << LPTIM_CR_ENABLE_Pos) /*!< 0x00000001 */ 3366 #define LPTIM_CR_ENABLE LPTIM_CR_ENABLE_Msk /*!< LPTIMer enable */ 3367 #define LPTIM_CR_SNGSTRT_Pos (1U) 3368 #define LPTIM_CR_SNGSTRT_Msk (0x1UL << LPTIM_CR_SNGSTRT_Pos) /*!< 0x00000002 */ 3369 #define LPTIM_CR_SNGSTRT LPTIM_CR_SNGSTRT_Msk /*!< Timer start in single mode */ 3370 #define LPTIM_CR_CNTSTRT_Pos (2U) 3371 #define LPTIM_CR_CNTSTRT_Msk (0x1UL << LPTIM_CR_CNTSTRT_Pos) /*!< 0x00000004 */ 3372 #define LPTIM_CR_CNTSTRT LPTIM_CR_CNTSTRT_Msk /*!< Timer start in continuous mode */ 3373 3374 /****************** Bit definition for LPTIM_CMP register *******************/ 3375 #define LPTIM_CMP_CMP_Pos (0U) 3376 #define LPTIM_CMP_CMP_Msk (0xFFFFUL << LPTIM_CMP_CMP_Pos) /*!< 0x0000FFFF */ 3377 #define LPTIM_CMP_CMP LPTIM_CMP_CMP_Msk /*!< Compare register */ 3378 3379 /****************** Bit definition for LPTIM_ARR register *******************/ 3380 #define LPTIM_ARR_ARR_Pos (0U) 3381 #define LPTIM_ARR_ARR_Msk (0xFFFFUL << LPTIM_ARR_ARR_Pos) /*!< 0x0000FFFF */ 3382 #define LPTIM_ARR_ARR LPTIM_ARR_ARR_Msk /*!< Auto reload register */ 3383 3384 /****************** Bit definition for LPTIM_CNT register *******************/ 3385 #define LPTIM_CNT_CNT_Pos (0U) 3386 #define LPTIM_CNT_CNT_Msk (0xFFFFUL << LPTIM_CNT_CNT_Pos) /*!< 0x0000FFFF */ 3387 #define LPTIM_CNT_CNT LPTIM_CNT_CNT_Msk /*!< Counter register */ 3388 3389 /******************************************************************************/ 3390 /* */ 3391 /* MIFARE Firewall */ 3392 /* */ 3393 /******************************************************************************/ 3394 3395 /*******Bit definition for CSSA;CSL;NVDSSA;NVDSL;VDSSA;VDSL register */ 3396 #define FW_CSSA_ADD_Pos (8U) 3397 #define FW_CSSA_ADD_Msk (0xFFFFUL << FW_CSSA_ADD_Pos) /*!< 0x00FFFF00 */ 3398 #define FW_CSSA_ADD FW_CSSA_ADD_Msk /*!< Code Segment Start Address */ 3399 #define FW_CSL_LENG_Pos (8U) 3400 #define FW_CSL_LENG_Msk (0x3FFFUL << FW_CSL_LENG_Pos) /*!< 0x003FFF00 */ 3401 #define FW_CSL_LENG FW_CSL_LENG_Msk /*!< Code Segment Length */ 3402 #define FW_NVDSSA_ADD_Pos (8U) 3403 #define FW_NVDSSA_ADD_Msk (0xFFFFUL << FW_NVDSSA_ADD_Pos) /*!< 0x00FFFF00 */ 3404 #define FW_NVDSSA_ADD FW_NVDSSA_ADD_Msk /*!< Non Volatile Dat Segment Start Address */ 3405 #define FW_NVDSL_LENG_Pos (8U) 3406 #define FW_NVDSL_LENG_Msk (0x3FFFUL << FW_NVDSL_LENG_Pos) /*!< 0x003FFF00 */ 3407 #define FW_NVDSL_LENG FW_NVDSL_LENG_Msk /*!< Non Volatile Data Segment Length */ 3408 #define FW_VDSSA_ADD_Pos (6U) 3409 #define FW_VDSSA_ADD_Msk (0x3FFUL << FW_VDSSA_ADD_Pos) /*!< 0x0000FFC0 */ 3410 #define FW_VDSSA_ADD FW_VDSSA_ADD_Msk /*!< Volatile Data Segment Start Address */ 3411 #define FW_VDSL_LENG_Pos (6U) 3412 #define FW_VDSL_LENG_Msk (0x3FFUL << FW_VDSL_LENG_Pos) /*!< 0x0000FFC0 */ 3413 #define FW_VDSL_LENG FW_VDSL_LENG_Msk /*!< Volatile Data Segment Length */ 3414 3415 /**************************Bit definition for CR register *********************/ 3416 #define FW_CR_FPA_Pos (0U) 3417 #define FW_CR_FPA_Msk (0x1UL << FW_CR_FPA_Pos) /*!< 0x00000001 */ 3418 #define FW_CR_FPA FW_CR_FPA_Msk /*!< Firewall Pre Arm*/ 3419 #define FW_CR_VDS_Pos (1U) 3420 #define FW_CR_VDS_Msk (0x1UL << FW_CR_VDS_Pos) /*!< 0x00000002 */ 3421 #define FW_CR_VDS FW_CR_VDS_Msk /*!< Volatile Data Sharing*/ 3422 #define FW_CR_VDE_Pos (2U) 3423 #define FW_CR_VDE_Msk (0x1UL << FW_CR_VDE_Pos) /*!< 0x00000004 */ 3424 #define FW_CR_VDE FW_CR_VDE_Msk /*!< Volatile Data Execution*/ 3425 3426 /******************************************************************************/ 3427 /* */ 3428 /* Power Control (PWR) */ 3429 /* */ 3430 /******************************************************************************/ 3431 3432 #define PWR_PVD_SUPPORT /*!< PVD feature available on all devices: Power Voltage Detection feature */ 3433 3434 /******************** Bit definition for PWR_CR register ********************/ 3435 #define PWR_CR_LPSDSR_Pos (0U) 3436 #define PWR_CR_LPSDSR_Msk (0x1UL << PWR_CR_LPSDSR_Pos) /*!< 0x00000001 */ 3437 #define PWR_CR_LPSDSR PWR_CR_LPSDSR_Msk /*!< Low-power deepsleep/sleep/low power run */ 3438 #define PWR_CR_PDDS_Pos (1U) 3439 #define PWR_CR_PDDS_Msk (0x1UL << PWR_CR_PDDS_Pos) /*!< 0x00000002 */ 3440 #define PWR_CR_PDDS PWR_CR_PDDS_Msk /*!< Power Down Deepsleep */ 3441 #define PWR_CR_CWUF_Pos (2U) 3442 #define PWR_CR_CWUF_Msk (0x1UL << PWR_CR_CWUF_Pos) /*!< 0x00000004 */ 3443 #define PWR_CR_CWUF PWR_CR_CWUF_Msk /*!< Clear Wakeup Flag */ 3444 #define PWR_CR_CSBF_Pos (3U) 3445 #define PWR_CR_CSBF_Msk (0x1UL << PWR_CR_CSBF_Pos) /*!< 0x00000008 */ 3446 #define PWR_CR_CSBF PWR_CR_CSBF_Msk /*!< Clear Standby Flag */ 3447 #define PWR_CR_PVDE_Pos (4U) 3448 #define PWR_CR_PVDE_Msk (0x1UL << PWR_CR_PVDE_Pos) /*!< 0x00000010 */ 3449 #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage Detector Enable */ 3450 3451 #define PWR_CR_PLS_Pos (5U) 3452 #define PWR_CR_PLS_Msk (0x7UL << PWR_CR_PLS_Pos) /*!< 0x000000E0 */ 3453 #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (PVD Level Selection) */ 3454 #define PWR_CR_PLS_0 (0x1UL << PWR_CR_PLS_Pos) /*!< 0x00000020 */ 3455 #define PWR_CR_PLS_1 (0x2UL << PWR_CR_PLS_Pos) /*!< 0x00000040 */ 3456 #define PWR_CR_PLS_2 (0x4UL << PWR_CR_PLS_Pos) /*!< 0x00000080 */ 3457 3458 /*!< PVD level configuration */ 3459 #define PWR_CR_PLS_LEV0 (0x00000000U) /*!< PVD level 0 */ 3460 #define PWR_CR_PLS_LEV1 (0x00000020U) /*!< PVD level 1 */ 3461 #define PWR_CR_PLS_LEV2 (0x00000040U) /*!< PVD level 2 */ 3462 #define PWR_CR_PLS_LEV3 (0x00000060U) /*!< PVD level 3 */ 3463 #define PWR_CR_PLS_LEV4 (0x00000080U) /*!< PVD level 4 */ 3464 #define PWR_CR_PLS_LEV5 (0x000000A0U) /*!< PVD level 5 */ 3465 #define PWR_CR_PLS_LEV6 (0x000000C0U) /*!< PVD level 6 */ 3466 #define PWR_CR_PLS_LEV7 (0x000000E0U) /*!< PVD level 7 */ 3467 3468 #define PWR_CR_DBP_Pos (8U) 3469 #define PWR_CR_DBP_Msk (0x1UL << PWR_CR_DBP_Pos) /*!< 0x00000100 */ 3470 #define PWR_CR_DBP PWR_CR_DBP_Msk /*!< Disable Backup Domain write protection */ 3471 #define PWR_CR_ULP_Pos (9U) 3472 #define PWR_CR_ULP_Msk (0x1UL << PWR_CR_ULP_Pos) /*!< 0x00000200 */ 3473 #define PWR_CR_ULP PWR_CR_ULP_Msk /*!< Ultra Low Power mode */ 3474 #define PWR_CR_FWU_Pos (10U) 3475 #define PWR_CR_FWU_Msk (0x1UL << PWR_CR_FWU_Pos) /*!< 0x00000400 */ 3476 #define PWR_CR_FWU PWR_CR_FWU_Msk /*!< Fast wakeup */ 3477 3478 #define PWR_CR_VOS_Pos (11U) 3479 #define PWR_CR_VOS_Msk (0x3UL << PWR_CR_VOS_Pos) /*!< 0x00001800 */ 3480 #define PWR_CR_VOS PWR_CR_VOS_Msk /*!< VOS[1:0] bits (Voltage scaling range selection) */ 3481 #define PWR_CR_VOS_0 (0x1UL << PWR_CR_VOS_Pos) /*!< 0x00000800 */ 3482 #define PWR_CR_VOS_1 (0x2UL << PWR_CR_VOS_Pos) /*!< 0x00001000 */ 3483 #define PWR_CR_DSEEKOFF_Pos (13U) 3484 #define PWR_CR_DSEEKOFF_Msk (0x1UL << PWR_CR_DSEEKOFF_Pos) /*!< 0x00002000 */ 3485 #define PWR_CR_DSEEKOFF PWR_CR_DSEEKOFF_Msk /*!< Deep Sleep mode with EEPROM kept Off */ 3486 #define PWR_CR_LPRUN_Pos (14U) 3487 #define PWR_CR_LPRUN_Msk (0x1UL << PWR_CR_LPRUN_Pos) /*!< 0x00004000 */ 3488 #define PWR_CR_LPRUN PWR_CR_LPRUN_Msk /*!< Low power run mode */ 3489 3490 /******************* Bit definition for PWR_CSR register ********************/ 3491 #define PWR_CSR_WUF_Pos (0U) 3492 #define PWR_CSR_WUF_Msk (0x1UL << PWR_CSR_WUF_Pos) /*!< 0x00000001 */ 3493 #define PWR_CSR_WUF PWR_CSR_WUF_Msk /*!< Wakeup Flag */ 3494 #define PWR_CSR_SBF_Pos (1U) 3495 #define PWR_CSR_SBF_Msk (0x1UL << PWR_CSR_SBF_Pos) /*!< 0x00000002 */ 3496 #define PWR_CSR_SBF PWR_CSR_SBF_Msk /*!< Standby Flag */ 3497 #define PWR_CSR_PVDO_Pos (2U) 3498 #define PWR_CSR_PVDO_Msk (0x1UL << PWR_CSR_PVDO_Pos) /*!< 0x00000004 */ 3499 #define PWR_CSR_PVDO PWR_CSR_PVDO_Msk /*!< PVD Output */ 3500 #define PWR_CSR_VREFINTRDYF_Pos (3U) 3501 #define PWR_CSR_VREFINTRDYF_Msk (0x1UL << PWR_CSR_VREFINTRDYF_Pos) /*!< 0x00000008 */ 3502 #define PWR_CSR_VREFINTRDYF PWR_CSR_VREFINTRDYF_Msk /*!< Internal voltage reference (VREFINT) ready flag */ 3503 #define PWR_CSR_VOSF_Pos (4U) 3504 #define PWR_CSR_VOSF_Msk (0x1UL << PWR_CSR_VOSF_Pos) /*!< 0x00000010 */ 3505 #define PWR_CSR_VOSF PWR_CSR_VOSF_Msk /*!< Voltage Scaling select flag */ 3506 #define PWR_CSR_REGLPF_Pos (5U) 3507 #define PWR_CSR_REGLPF_Msk (0x1UL << PWR_CSR_REGLPF_Pos) /*!< 0x00000020 */ 3508 #define PWR_CSR_REGLPF PWR_CSR_REGLPF_Msk /*!< Regulator LP flag */ 3509 3510 #define PWR_CSR_EWUP1_Pos (8U) 3511 #define PWR_CSR_EWUP1_Msk (0x1UL << PWR_CSR_EWUP1_Pos) /*!< 0x00000100 */ 3512 #define PWR_CSR_EWUP1 PWR_CSR_EWUP1_Msk /*!< Enable WKUP pin 1 */ 3513 #define PWR_CSR_EWUP2_Pos (9U) 3514 #define PWR_CSR_EWUP2_Msk (0x1UL << PWR_CSR_EWUP2_Pos) /*!< 0x00000200 */ 3515 #define PWR_CSR_EWUP2 PWR_CSR_EWUP2_Msk /*!< Enable WKUP pin 2 */ 3516 3517 /******************************************************************************/ 3518 /* */ 3519 /* Reset and Clock Control */ 3520 /* */ 3521 /******************************************************************************/ 3522 /* 3523 * @brief Specific device feature definitions (not present on all devices in the STM32L0 family) 3524 */ 3525 #define RCC_HSI48_SUPPORT /*!< HSI48 feature support */ 3526 #define RCC_HSECSS_SUPPORT /*!< HSE CSS feature activation support */ 3527 3528 /******************** Bit definition for RCC_CR register ********************/ 3529 #define RCC_CR_HSION_Pos (0U) 3530 #define RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos) /*!< 0x00000001 */ 3531 #define RCC_CR_HSION RCC_CR_HSION_Msk /*!< Internal High Speed clock enable */ 3532 #define RCC_CR_HSIKERON_Pos (1U) 3533 #define RCC_CR_HSIKERON_Msk (0x1UL << RCC_CR_HSIKERON_Pos) /*!< 0x00000002 */ 3534 #define RCC_CR_HSIKERON RCC_CR_HSIKERON_Msk /*!< Internal High Speed clock enable for some IPs Kernel */ 3535 #define RCC_CR_HSIRDY_Pos (2U) 3536 #define RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos) /*!< 0x00000004 */ 3537 #define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk /*!< Internal High Speed clock ready flag */ 3538 #define RCC_CR_HSIDIVEN_Pos (3U) 3539 #define RCC_CR_HSIDIVEN_Msk (0x1UL << RCC_CR_HSIDIVEN_Pos) /*!< 0x00000008 */ 3540 #define RCC_CR_HSIDIVEN RCC_CR_HSIDIVEN_Msk /*!< Internal High Speed clock divider enable */ 3541 #define RCC_CR_HSIDIVF_Pos (4U) 3542 #define RCC_CR_HSIDIVF_Msk (0x1UL << RCC_CR_HSIDIVF_Pos) /*!< 0x00000010 */ 3543 #define RCC_CR_HSIDIVF RCC_CR_HSIDIVF_Msk /*!< Internal High Speed clock divider flag */ 3544 #define RCC_CR_MSION_Pos (8U) 3545 #define RCC_CR_MSION_Msk (0x1UL << RCC_CR_MSION_Pos) /*!< 0x00000100 */ 3546 #define RCC_CR_MSION RCC_CR_MSION_Msk /*!< Internal Multi Speed clock enable */ 3547 #define RCC_CR_MSIRDY_Pos (9U) 3548 #define RCC_CR_MSIRDY_Msk (0x1UL << RCC_CR_MSIRDY_Pos) /*!< 0x00000200 */ 3549 #define RCC_CR_MSIRDY RCC_CR_MSIRDY_Msk /*!< Internal Multi Speed clock ready flag */ 3550 #define RCC_CR_HSEON_Pos (16U) 3551 #define RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos) /*!< 0x00010000 */ 3552 #define RCC_CR_HSEON RCC_CR_HSEON_Msk /*!< External High Speed clock enable */ 3553 #define RCC_CR_HSERDY_Pos (17U) 3554 #define RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos) /*!< 0x00020000 */ 3555 #define RCC_CR_HSERDY RCC_CR_HSERDY_Msk /*!< External High Speed clock ready flag */ 3556 #define RCC_CR_HSEBYP_Pos (18U) 3557 #define RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos) /*!< 0x00040000 */ 3558 #define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk /*!< External High Speed clock Bypass */ 3559 #define RCC_CR_CSSHSEON_Pos (19U) 3560 #define RCC_CR_CSSHSEON_Msk (0x1UL << RCC_CR_CSSHSEON_Pos) /*!< 0x00080000 */ 3561 #define RCC_CR_CSSHSEON RCC_CR_CSSHSEON_Msk /*!< HSE Clock Security System enable */ 3562 #define RCC_CR_RTCPRE_Pos (20U) 3563 #define RCC_CR_RTCPRE_Msk (0x3UL << RCC_CR_RTCPRE_Pos) /*!< 0x00300000 */ 3564 #define RCC_CR_RTCPRE RCC_CR_RTCPRE_Msk /*!< RTC prescaler [1:0] bits */ 3565 #define RCC_CR_RTCPRE_0 (0x1UL << RCC_CR_RTCPRE_Pos) /*!< 0x00100000 */ 3566 #define RCC_CR_RTCPRE_1 (0x2UL << RCC_CR_RTCPRE_Pos) /*!< 0x00200000 */ 3567 #define RCC_CR_PLLON_Pos (24U) 3568 #define RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos) /*!< 0x01000000 */ 3569 #define RCC_CR_PLLON RCC_CR_PLLON_Msk /*!< PLL enable */ 3570 #define RCC_CR_PLLRDY_Pos (25U) 3571 #define RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos) /*!< 0x02000000 */ 3572 #define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk /*!< PLL clock ready flag */ 3573 3574 /* Reference defines */ 3575 #define RCC_CR_CSSON RCC_CR_CSSHSEON 3576 3577 /******************** Bit definition for RCC_ICSCR register *****************/ 3578 #define RCC_ICSCR_HSICAL_Pos (0U) 3579 #define RCC_ICSCR_HSICAL_Msk (0xFFUL << RCC_ICSCR_HSICAL_Pos) /*!< 0x000000FF */ 3580 #define RCC_ICSCR_HSICAL RCC_ICSCR_HSICAL_Msk /*!< Internal High Speed clock Calibration */ 3581 #define RCC_ICSCR_HSITRIM_Pos (8U) 3582 #define RCC_ICSCR_HSITRIM_Msk (0x1FUL << RCC_ICSCR_HSITRIM_Pos) /*!< 0x00001F00 */ 3583 #define RCC_ICSCR_HSITRIM RCC_ICSCR_HSITRIM_Msk /*!< Internal High Speed clock trimming */ 3584 3585 #define RCC_ICSCR_MSIRANGE_Pos (13U) 3586 #define RCC_ICSCR_MSIRANGE_Msk (0x7UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x0000E000 */ 3587 #define RCC_ICSCR_MSIRANGE RCC_ICSCR_MSIRANGE_Msk /*!< Internal Multi Speed clock Range */ 3588 #define RCC_ICSCR_MSIRANGE_0 (0x0UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00000000 */ 3589 #define RCC_ICSCR_MSIRANGE_1 (0x1UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00002000 */ 3590 #define RCC_ICSCR_MSIRANGE_2 (0x2UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00004000 */ 3591 #define RCC_ICSCR_MSIRANGE_3 (0x3UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00006000 */ 3592 #define RCC_ICSCR_MSIRANGE_4 (0x4UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x00008000 */ 3593 #define RCC_ICSCR_MSIRANGE_5 (0x5UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x0000A000 */ 3594 #define RCC_ICSCR_MSIRANGE_6 (0x6UL << RCC_ICSCR_MSIRANGE_Pos) /*!< 0x0000C000 */ 3595 #define RCC_ICSCR_MSICAL_Pos (16U) 3596 #define RCC_ICSCR_MSICAL_Msk (0xFFUL << RCC_ICSCR_MSICAL_Pos) /*!< 0x00FF0000 */ 3597 #define RCC_ICSCR_MSICAL RCC_ICSCR_MSICAL_Msk /*!< Internal Multi Speed clock Calibration */ 3598 #define RCC_ICSCR_MSITRIM_Pos (24U) 3599 #define RCC_ICSCR_MSITRIM_Msk (0xFFUL << RCC_ICSCR_MSITRIM_Pos) /*!< 0xFF000000 */ 3600 #define RCC_ICSCR_MSITRIM RCC_ICSCR_MSITRIM_Msk /*!< Internal Multi Speed clock trimming */ 3601 3602 /******************** Bit definition for RCC_CRRCR register *****************/ 3603 #define RCC_CRRCR_HSI48ON_Pos (0U) 3604 #define RCC_CRRCR_HSI48ON_Msk (0x1UL << RCC_CRRCR_HSI48ON_Pos) /*!< 0x00000001 */ 3605 #define RCC_CRRCR_HSI48ON RCC_CRRCR_HSI48ON_Msk /*!< HSI 48MHz clock enable */ 3606 #define RCC_CRRCR_HSI48RDY_Pos (1U) 3607 #define RCC_CRRCR_HSI48RDY_Msk (0x1UL << RCC_CRRCR_HSI48RDY_Pos) /*!< 0x00000002 */ 3608 #define RCC_CRRCR_HSI48RDY RCC_CRRCR_HSI48RDY_Msk /*!< HSI 48MHz clock ready flag */ 3609 #define RCC_CRRCR_HSI48CAL_Pos (8U) 3610 #define RCC_CRRCR_HSI48CAL_Msk (0xFFUL << RCC_CRRCR_HSI48CAL_Pos) /*!< 0x0000FF00 */ 3611 #define RCC_CRRCR_HSI48CAL RCC_CRRCR_HSI48CAL_Msk /*!< HSI 48MHz clock Calibration */ 3612 3613 /******************* Bit definition for RCC_CFGR register *******************/ 3614 /*!< SW configuration */ 3615 #define RCC_CFGR_SW_Pos (0U) 3616 #define RCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos) /*!< 0x00000003 */ 3617 #define RCC_CFGR_SW RCC_CFGR_SW_Msk /*!< SW[1:0] bits (System clock Switch) */ 3618 #define RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos) /*!< 0x00000001 */ 3619 #define RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos) /*!< 0x00000002 */ 3620 3621 #define RCC_CFGR_SW_MSI (0x00000000U) /*!< MSI selected as system clock */ 3622 #define RCC_CFGR_SW_HSI (0x00000001U) /*!< HSI selected as system clock */ 3623 #define RCC_CFGR_SW_HSE (0x00000002U) /*!< HSE selected as system clock */ 3624 #define RCC_CFGR_SW_PLL (0x00000003U) /*!< PLL selected as system clock */ 3625 3626 /*!< SWS configuration */ 3627 #define RCC_CFGR_SWS_Pos (2U) 3628 #define RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos) /*!< 0x0000000C */ 3629 #define RCC_CFGR_SWS RCC_CFGR_SWS_Msk /*!< SWS[1:0] bits (System Clock Switch Status) */ 3630 #define RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos) /*!< 0x00000004 */ 3631 #define RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos) /*!< 0x00000008 */ 3632 3633 #define RCC_CFGR_SWS_MSI (0x00000000U) /*!< MSI oscillator used as system clock */ 3634 #define RCC_CFGR_SWS_HSI (0x00000004U) /*!< HSI oscillator used as system clock */ 3635 #define RCC_CFGR_SWS_HSE (0x00000008U) /*!< HSE oscillator used as system clock */ 3636 #define RCC_CFGR_SWS_PLL (0x0000000CU) /*!< PLL used as system clock */ 3637 3638 /*!< HPRE configuration */ 3639 #define RCC_CFGR_HPRE_Pos (4U) 3640 #define RCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos) /*!< 0x000000F0 */ 3641 #define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk /*!< HPRE[3:0] bits (AHB prescaler) */ 3642 #define RCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000010 */ 3643 #define RCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000020 */ 3644 #define RCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000040 */ 3645 #define RCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000080 */ 3646 3647 #define RCC_CFGR_HPRE_DIV1 (0x00000000U) /*!< SYSCLK not divided */ 3648 #define RCC_CFGR_HPRE_DIV2 (0x00000080U) /*!< SYSCLK divided by 2 */ 3649 #define RCC_CFGR_HPRE_DIV4 (0x00000090U) /*!< SYSCLK divided by 4 */ 3650 #define RCC_CFGR_HPRE_DIV8 (0x000000A0U) /*!< SYSCLK divided by 8 */ 3651 #define RCC_CFGR_HPRE_DIV16 (0x000000B0U) /*!< SYSCLK divided by 16 */ 3652 #define RCC_CFGR_HPRE_DIV64 (0x000000C0U) /*!< SYSCLK divided by 64 */ 3653 #define RCC_CFGR_HPRE_DIV128 (0x000000D0U) /*!< SYSCLK divided by 128 */ 3654 #define RCC_CFGR_HPRE_DIV256 (0x000000E0U) /*!< SYSCLK divided by 256 */ 3655 #define RCC_CFGR_HPRE_DIV512 (0x000000F0U) /*!< SYSCLK divided by 512 */ 3656 3657 /*!< PPRE1 configuration */ 3658 #define RCC_CFGR_PPRE1_Pos (8U) 3659 #define RCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000700 */ 3660 #define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk /*!< PRE1[2:0] bits (APB1 prescaler) */ 3661 #define RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000100 */ 3662 #define RCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000200 */ 3663 #define RCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000400 */ 3664 3665 #define RCC_CFGR_PPRE1_DIV1 (0x00000000U) /*!< HCLK not divided */ 3666 #define RCC_CFGR_PPRE1_DIV2 (0x00000400U) /*!< HCLK divided by 2 */ 3667 #define RCC_CFGR_PPRE1_DIV4 (0x00000500U) /*!< HCLK divided by 4 */ 3668 #define RCC_CFGR_PPRE1_DIV8 (0x00000600U) /*!< HCLK divided by 8 */ 3669 #define RCC_CFGR_PPRE1_DIV16 (0x00000700U) /*!< HCLK divided by 16 */ 3670 3671 /*!< PPRE2 configuration */ 3672 #define RCC_CFGR_PPRE2_Pos (11U) 3673 #define RCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00003800 */ 3674 #define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk /*!< PRE2[2:0] bits (APB2 prescaler) */ 3675 #define RCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00000800 */ 3676 #define RCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00001000 */ 3677 #define RCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00002000 */ 3678 3679 #define RCC_CFGR_PPRE2_DIV1 (0x00000000U) /*!< HCLK not divided */ 3680 #define RCC_CFGR_PPRE2_DIV2 (0x00002000U) /*!< HCLK divided by 2 */ 3681 #define RCC_CFGR_PPRE2_DIV4 (0x00002800U) /*!< HCLK divided by 4 */ 3682 #define RCC_CFGR_PPRE2_DIV8 (0x00003000U) /*!< HCLK divided by 8 */ 3683 #define RCC_CFGR_PPRE2_DIV16 (0x00003800U) /*!< HCLK divided by 16 */ 3684 3685 #define RCC_CFGR_STOPWUCK_Pos (15U) 3686 #define RCC_CFGR_STOPWUCK_Msk (0x1UL << RCC_CFGR_STOPWUCK_Pos) /*!< 0x00008000 */ 3687 #define RCC_CFGR_STOPWUCK RCC_CFGR_STOPWUCK_Msk /*!< Wake Up from Stop Clock selection */ 3688 3689 /*!< PLL entry clock source*/ 3690 #define RCC_CFGR_PLLSRC_Pos (16U) 3691 #define RCC_CFGR_PLLSRC_Msk (0x1UL << RCC_CFGR_PLLSRC_Pos) /*!< 0x00010000 */ 3692 #define RCC_CFGR_PLLSRC RCC_CFGR_PLLSRC_Msk /*!< PLL entry clock source */ 3693 3694 #define RCC_CFGR_PLLSRC_HSI (0x00000000U) /*!< HSI as PLL entry clock source */ 3695 #define RCC_CFGR_PLLSRC_HSE (0x00010000U) /*!< HSE as PLL entry clock source */ 3696 3697 3698 /*!< PLLMUL configuration */ 3699 #define RCC_CFGR_PLLMUL_Pos (18U) 3700 #define RCC_CFGR_PLLMUL_Msk (0xFUL << RCC_CFGR_PLLMUL_Pos) /*!< 0x003C0000 */ 3701 #define RCC_CFGR_PLLMUL RCC_CFGR_PLLMUL_Msk /*!< PLLMUL[3:0] bits (PLL multiplication factor) */ 3702 #define RCC_CFGR_PLLMUL_0 (0x1UL << RCC_CFGR_PLLMUL_Pos) /*!< 0x00040000 */ 3703 #define RCC_CFGR_PLLMUL_1 (0x2UL << RCC_CFGR_PLLMUL_Pos) /*!< 0x00080000 */ 3704 #define RCC_CFGR_PLLMUL_2 (0x4UL << RCC_CFGR_PLLMUL_Pos) /*!< 0x00100000 */ 3705 #define RCC_CFGR_PLLMUL_3 (0x8UL << RCC_CFGR_PLLMUL_Pos) /*!< 0x00200000 */ 3706 3707 #define RCC_CFGR_PLLMUL3 (0x00000000U) /*!< PLL input clock * 3 */ 3708 #define RCC_CFGR_PLLMUL4 (0x00040000U) /*!< PLL input clock * 4 */ 3709 #define RCC_CFGR_PLLMUL6 (0x00080000U) /*!< PLL input clock * 6 */ 3710 #define RCC_CFGR_PLLMUL8 (0x000C0000U) /*!< PLL input clock * 8 */ 3711 #define RCC_CFGR_PLLMUL12 (0x00100000U) /*!< PLL input clock * 12 */ 3712 #define RCC_CFGR_PLLMUL16 (0x00140000U) /*!< PLL input clock * 16 */ 3713 #define RCC_CFGR_PLLMUL24 (0x00180000U) /*!< PLL input clock * 24 */ 3714 #define RCC_CFGR_PLLMUL32 (0x001C0000U) /*!< PLL input clock * 32 */ 3715 #define RCC_CFGR_PLLMUL48 (0x00200000U) /*!< PLL input clock * 48 */ 3716 3717 /*!< PLLDIV configuration */ 3718 #define RCC_CFGR_PLLDIV_Pos (22U) 3719 #define RCC_CFGR_PLLDIV_Msk (0x3UL << RCC_CFGR_PLLDIV_Pos) /*!< 0x00C00000 */ 3720 #define RCC_CFGR_PLLDIV RCC_CFGR_PLLDIV_Msk /*!< PLLDIV[1:0] bits (PLL Output Division) */ 3721 #define RCC_CFGR_PLLDIV_0 (0x1UL << RCC_CFGR_PLLDIV_Pos) /*!< 0x00400000 */ 3722 #define RCC_CFGR_PLLDIV_1 (0x2UL << RCC_CFGR_PLLDIV_Pos) /*!< 0x00800000 */ 3723 3724 #define RCC_CFGR_PLLDIV2_Pos (22U) 3725 #define RCC_CFGR_PLLDIV2_Msk (0x1UL << RCC_CFGR_PLLDIV2_Pos) /*!< 0x00400000 */ 3726 #define RCC_CFGR_PLLDIV2 RCC_CFGR_PLLDIV2_Msk /*!< PLL clock output = CKVCO / 2 */ 3727 #define RCC_CFGR_PLLDIV3_Pos (23U) 3728 #define RCC_CFGR_PLLDIV3_Msk (0x1UL << RCC_CFGR_PLLDIV3_Pos) /*!< 0x00800000 */ 3729 #define RCC_CFGR_PLLDIV3 RCC_CFGR_PLLDIV3_Msk /*!< PLL clock output = CKVCO / 3 */ 3730 #define RCC_CFGR_PLLDIV4_Pos (22U) 3731 #define RCC_CFGR_PLLDIV4_Msk (0x3UL << RCC_CFGR_PLLDIV4_Pos) /*!< 0x00C00000 */ 3732 #define RCC_CFGR_PLLDIV4 RCC_CFGR_PLLDIV4_Msk /*!< PLL clock output = CKVCO / 4 */ 3733 3734 /*!< MCO configuration */ 3735 #define RCC_CFGR_MCOSEL_Pos (24U) 3736 #define RCC_CFGR_MCOSEL_Msk (0xFUL << RCC_CFGR_MCOSEL_Pos) /*!< 0x0F000000 */ 3737 #define RCC_CFGR_MCOSEL RCC_CFGR_MCOSEL_Msk /*!< MCO[3:0] bits (Microcontroller Clock Output) */ 3738 #define RCC_CFGR_MCOSEL_0 (0x1UL << RCC_CFGR_MCOSEL_Pos) /*!< 0x01000000 */ 3739 #define RCC_CFGR_MCOSEL_1 (0x2UL << RCC_CFGR_MCOSEL_Pos) /*!< 0x02000000 */ 3740 #define RCC_CFGR_MCOSEL_2 (0x4UL << RCC_CFGR_MCOSEL_Pos) /*!< 0x04000000 */ 3741 #define RCC_CFGR_MCOSEL_3 (0x8UL << RCC_CFGR_MCOSEL_Pos) /*!< 0x08000000 */ 3742 3743 #define RCC_CFGR_MCOSEL_NOCLOCK (0x00000000U) /*!< No clock */ 3744 #define RCC_CFGR_MCOSEL_SYSCLK_Pos (24U) 3745 #define RCC_CFGR_MCOSEL_SYSCLK_Msk (0x1UL << RCC_CFGR_MCOSEL_SYSCLK_Pos) /*!< 0x01000000 */ 3746 #define RCC_CFGR_MCOSEL_SYSCLK RCC_CFGR_MCOSEL_SYSCLK_Msk /*!< System clock selected as MCO source */ 3747 #define RCC_CFGR_MCOSEL_HSI_Pos (25U) 3748 #define RCC_CFGR_MCOSEL_HSI_Msk (0x1UL << RCC_CFGR_MCOSEL_HSI_Pos) /*!< 0x02000000 */ 3749 #define RCC_CFGR_MCOSEL_HSI RCC_CFGR_MCOSEL_HSI_Msk /*!< Internal 16 MHz RC oscillator clock selected */ 3750 #define RCC_CFGR_MCOSEL_MSI_Pos (24U) 3751 #define RCC_CFGR_MCOSEL_MSI_Msk (0x3UL << RCC_CFGR_MCOSEL_MSI_Pos) /*!< 0x03000000 */ 3752 #define RCC_CFGR_MCOSEL_MSI RCC_CFGR_MCOSEL_MSI_Msk /*!< Internal Medium Speed RC oscillator clock selected */ 3753 #define RCC_CFGR_MCOSEL_HSE_Pos (26U) 3754 #define RCC_CFGR_MCOSEL_HSE_Msk (0x1UL << RCC_CFGR_MCOSEL_HSE_Pos) /*!< 0x04000000 */ 3755 #define RCC_CFGR_MCOSEL_HSE RCC_CFGR_MCOSEL_HSE_Msk /*!< External 1-25 MHz oscillator clock selected */ 3756 #define RCC_CFGR_MCOSEL_PLL_Pos (24U) 3757 #define RCC_CFGR_MCOSEL_PLL_Msk (0x5UL << RCC_CFGR_MCOSEL_PLL_Pos) /*!< 0x05000000 */ 3758 #define RCC_CFGR_MCOSEL_PLL RCC_CFGR_MCOSEL_PLL_Msk /*!< PLL clock divided */ 3759 #define RCC_CFGR_MCOSEL_LSI_Pos (25U) 3760 #define RCC_CFGR_MCOSEL_LSI_Msk (0x3UL << RCC_CFGR_MCOSEL_LSI_Pos) /*!< 0x06000000 */ 3761 #define RCC_CFGR_MCOSEL_LSI RCC_CFGR_MCOSEL_LSI_Msk /*!< LSI selected */ 3762 #define RCC_CFGR_MCOSEL_LSE_Pos (24U) 3763 #define RCC_CFGR_MCOSEL_LSE_Msk (0x7UL << RCC_CFGR_MCOSEL_LSE_Pos) /*!< 0x07000000 */ 3764 #define RCC_CFGR_MCOSEL_LSE RCC_CFGR_MCOSEL_LSE_Msk /*!< LSE selected */ 3765 #define RCC_CFGR_MCOSEL_HSI48_Pos (27U) 3766 #define RCC_CFGR_MCOSEL_HSI48_Msk (0x1UL << RCC_CFGR_MCOSEL_HSI48_Pos) /*!< 0x08000000 */ 3767 #define RCC_CFGR_MCOSEL_HSI48 RCC_CFGR_MCOSEL_HSI48_Msk /*!< HSI48 clock selected as MCO source */ 3768 3769 #define RCC_CFGR_MCOPRE_Pos (28U) 3770 #define RCC_CFGR_MCOPRE_Msk (0x7UL << RCC_CFGR_MCOPRE_Pos) /*!< 0x70000000 */ 3771 #define RCC_CFGR_MCOPRE RCC_CFGR_MCOPRE_Msk /*!< MCO prescaler */ 3772 #define RCC_CFGR_MCOPRE_0 (0x1UL << RCC_CFGR_MCOPRE_Pos) /*!< 0x10000000 */ 3773 #define RCC_CFGR_MCOPRE_1 (0x2UL << RCC_CFGR_MCOPRE_Pos) /*!< 0x20000000 */ 3774 #define RCC_CFGR_MCOPRE_2 (0x4UL << RCC_CFGR_MCOPRE_Pos) /*!< 0x40000000 */ 3775 3776 #define RCC_CFGR_MCOPRE_DIV1 (0x00000000U) /*!< MCO is divided by 1 */ 3777 #define RCC_CFGR_MCOPRE_DIV2 (0x10000000U) /*!< MCO is divided by 2 */ 3778 #define RCC_CFGR_MCOPRE_DIV4 (0x20000000U) /*!< MCO is divided by 4 */ 3779 #define RCC_CFGR_MCOPRE_DIV8 (0x30000000U) /*!< MCO is divided by 8 */ 3780 #define RCC_CFGR_MCOPRE_DIV16 (0x40000000U) /*!< MCO is divided by 16 */ 3781 3782 /* Legacy defines */ 3783 #define RCC_CFGR_MCO_NOCLOCK RCC_CFGR_MCOSEL_NOCLOCK 3784 #define RCC_CFGR_MCO_SYSCLK RCC_CFGR_MCOSEL_SYSCLK 3785 #define RCC_CFGR_MCO_HSI RCC_CFGR_MCOSEL_HSI 3786 #define RCC_CFGR_MCO_MSI RCC_CFGR_MCOSEL_MSI 3787 #define RCC_CFGR_MCO_HSE RCC_CFGR_MCOSEL_HSE 3788 #define RCC_CFGR_MCO_PLL RCC_CFGR_MCOSEL_PLL 3789 #define RCC_CFGR_MCO_LSI RCC_CFGR_MCOSEL_LSI 3790 #define RCC_CFGR_MCO_LSE RCC_CFGR_MCOSEL_LSE 3791 #ifdef RCC_CFGR_MCOSEL_HSI48 3792 #define RCC_CFGR_MCO_HSI48 RCC_CFGR_MCOSEL_HSI48 3793 #endif 3794 3795 #define RCC_CFGR_MCO_PRE RCC_CFGR_MCOPRE /*!< MCO prescaler */ 3796 #define RCC_CFGR_MCO_PRE_1 RCC_CFGR_MCOPRE_DIV1 /*!< MCO is divided by 1 */ 3797 #define RCC_CFGR_MCO_PRE_2 RCC_CFGR_MCOPRE_DIV2 /*!< MCO is divided by 1 */ 3798 #define RCC_CFGR_MCO_PRE_4 RCC_CFGR_MCOPRE_DIV4 /*!< MCO is divided by 1 */ 3799 #define RCC_CFGR_MCO_PRE_8 RCC_CFGR_MCOPRE_DIV8 /*!< MCO is divided by 1 */ 3800 #define RCC_CFGR_MCO_PRE_16 RCC_CFGR_MCOPRE_DIV16 /*!< MCO is divided by 1 */ 3801 3802 /*!<****************** Bit definition for RCC_CIER register ********************/ 3803 #define RCC_CIER_LSIRDYIE_Pos (0U) 3804 #define RCC_CIER_LSIRDYIE_Msk (0x1UL << RCC_CIER_LSIRDYIE_Pos) /*!< 0x00000001 */ 3805 #define RCC_CIER_LSIRDYIE RCC_CIER_LSIRDYIE_Msk /*!< LSI Ready Interrupt Enable */ 3806 #define RCC_CIER_LSERDYIE_Pos (1U) 3807 #define RCC_CIER_LSERDYIE_Msk (0x1UL << RCC_CIER_LSERDYIE_Pos) /*!< 0x00000002 */ 3808 #define RCC_CIER_LSERDYIE RCC_CIER_LSERDYIE_Msk /*!< LSE Ready Interrupt Enable */ 3809 #define RCC_CIER_HSIRDYIE_Pos (2U) 3810 #define RCC_CIER_HSIRDYIE_Msk (0x1UL << RCC_CIER_HSIRDYIE_Pos) /*!< 0x00000004 */ 3811 #define RCC_CIER_HSIRDYIE RCC_CIER_HSIRDYIE_Msk /*!< HSI Ready Interrupt Enable */ 3812 #define RCC_CIER_HSERDYIE_Pos (3U) 3813 #define RCC_CIER_HSERDYIE_Msk (0x1UL << RCC_CIER_HSERDYIE_Pos) /*!< 0x00000008 */ 3814 #define RCC_CIER_HSERDYIE RCC_CIER_HSERDYIE_Msk /*!< HSE Ready Interrupt Enable */ 3815 #define RCC_CIER_PLLRDYIE_Pos (4U) 3816 #define RCC_CIER_PLLRDYIE_Msk (0x1UL << RCC_CIER_PLLRDYIE_Pos) /*!< 0x00000010 */ 3817 #define RCC_CIER_PLLRDYIE RCC_CIER_PLLRDYIE_Msk /*!< PLL Ready Interrupt Enable */ 3818 #define RCC_CIER_MSIRDYIE_Pos (5U) 3819 #define RCC_CIER_MSIRDYIE_Msk (0x1UL << RCC_CIER_MSIRDYIE_Pos) /*!< 0x00000020 */ 3820 #define RCC_CIER_MSIRDYIE RCC_CIER_MSIRDYIE_Msk /*!< MSI Ready Interrupt Enable */ 3821 #define RCC_CIER_HSI48RDYIE_Pos (6U) 3822 #define RCC_CIER_HSI48RDYIE_Msk (0x1UL << RCC_CIER_HSI48RDYIE_Pos) /*!< 0x00000040 */ 3823 #define RCC_CIER_HSI48RDYIE RCC_CIER_HSI48RDYIE_Msk /*!< HSI48 Ready Interrupt Enable */ 3824 #define RCC_CIER_CSSLSE_Pos (7U) 3825 #define RCC_CIER_CSSLSE_Msk (0x1UL << RCC_CIER_CSSLSE_Pos) /*!< 0x00000080 */ 3826 #define RCC_CIER_CSSLSE RCC_CIER_CSSLSE_Msk /*!< LSE CSS Interrupt Enable */ 3827 3828 /* Reference defines */ 3829 #define RCC_CIER_LSECSSIE RCC_CIER_CSSLSE 3830 3831 /*!<****************** Bit definition for RCC_CIFR register ********************/ 3832 #define RCC_CIFR_LSIRDYF_Pos (0U) 3833 #define RCC_CIFR_LSIRDYF_Msk (0x1UL << RCC_CIFR_LSIRDYF_Pos) /*!< 0x00000001 */ 3834 #define RCC_CIFR_LSIRDYF RCC_CIFR_LSIRDYF_Msk /*!< LSI Ready Interrupt flag */ 3835 #define RCC_CIFR_LSERDYF_Pos (1U) 3836 #define RCC_CIFR_LSERDYF_Msk (0x1UL << RCC_CIFR_LSERDYF_Pos) /*!< 0x00000002 */ 3837 #define RCC_CIFR_LSERDYF RCC_CIFR_LSERDYF_Msk /*!< LSE Ready Interrupt flag */ 3838 #define RCC_CIFR_HSIRDYF_Pos (2U) 3839 #define RCC_CIFR_HSIRDYF_Msk (0x1UL << RCC_CIFR_HSIRDYF_Pos) /*!< 0x00000004 */ 3840 #define RCC_CIFR_HSIRDYF RCC_CIFR_HSIRDYF_Msk /*!< HSI Ready Interrupt flag */ 3841 #define RCC_CIFR_HSERDYF_Pos (3U) 3842 #define RCC_CIFR_HSERDYF_Msk (0x1UL << RCC_CIFR_HSERDYF_Pos) /*!< 0x00000008 */ 3843 #define RCC_CIFR_HSERDYF RCC_CIFR_HSERDYF_Msk /*!< HSE Ready Interrupt flag */ 3844 #define RCC_CIFR_PLLRDYF_Pos (4U) 3845 #define RCC_CIFR_PLLRDYF_Msk (0x1UL << RCC_CIFR_PLLRDYF_Pos) /*!< 0x00000010 */ 3846 #define RCC_CIFR_PLLRDYF RCC_CIFR_PLLRDYF_Msk /*!< PLL Ready Interrupt flag */ 3847 #define RCC_CIFR_MSIRDYF_Pos (5U) 3848 #define RCC_CIFR_MSIRDYF_Msk (0x1UL << RCC_CIFR_MSIRDYF_Pos) /*!< 0x00000020 */ 3849 #define RCC_CIFR_MSIRDYF RCC_CIFR_MSIRDYF_Msk /*!< MSI Ready Interrupt flag */ 3850 #define RCC_CIFR_HSI48RDYF_Pos (6U) 3851 #define RCC_CIFR_HSI48RDYF_Msk (0x1UL << RCC_CIFR_HSI48RDYF_Pos) /*!< 0x00000040 */ 3852 #define RCC_CIFR_HSI48RDYF RCC_CIFR_HSI48RDYF_Msk /*!< HSI48 Ready Interrupt flag */ 3853 #define RCC_CIFR_CSSLSEF_Pos (7U) 3854 #define RCC_CIFR_CSSLSEF_Msk (0x1UL << RCC_CIFR_CSSLSEF_Pos) /*!< 0x00000080 */ 3855 #define RCC_CIFR_CSSLSEF RCC_CIFR_CSSLSEF_Msk /*!< LSE Clock Security System Interrupt flag */ 3856 #define RCC_CIFR_CSSHSEF_Pos (8U) 3857 #define RCC_CIFR_CSSHSEF_Msk (0x1UL << RCC_CIFR_CSSHSEF_Pos) /*!< 0x00000100 */ 3858 #define RCC_CIFR_CSSHSEF RCC_CIFR_CSSHSEF_Msk /*!< HSE Clock Security System Interrupt flag */ 3859 3860 /* Reference defines */ 3861 #define RCC_CIFR_LSECSSF RCC_CIFR_CSSLSEF 3862 #define RCC_CIFR_CSSF RCC_CIFR_CSSHSEF 3863 3864 /*!<****************** Bit definition for RCC_CICR register ********************/ 3865 #define RCC_CICR_LSIRDYC_Pos (0U) 3866 #define RCC_CICR_LSIRDYC_Msk (0x1UL << RCC_CICR_LSIRDYC_Pos) /*!< 0x00000001 */ 3867 #define RCC_CICR_LSIRDYC RCC_CICR_LSIRDYC_Msk /*!< LSI Ready Interrupt Clear */ 3868 #define RCC_CICR_LSERDYC_Pos (1U) 3869 #define RCC_CICR_LSERDYC_Msk (0x1UL << RCC_CICR_LSERDYC_Pos) /*!< 0x00000002 */ 3870 #define RCC_CICR_LSERDYC RCC_CICR_LSERDYC_Msk /*!< LSE Ready Interrupt Clear */ 3871 #define RCC_CICR_HSIRDYC_Pos (2U) 3872 #define RCC_CICR_HSIRDYC_Msk (0x1UL << RCC_CICR_HSIRDYC_Pos) /*!< 0x00000004 */ 3873 #define RCC_CICR_HSIRDYC RCC_CICR_HSIRDYC_Msk /*!< HSI Ready Interrupt Clear */ 3874 #define RCC_CICR_HSERDYC_Pos (3U) 3875 #define RCC_CICR_HSERDYC_Msk (0x1UL << RCC_CICR_HSERDYC_Pos) /*!< 0x00000008 */ 3876 #define RCC_CICR_HSERDYC RCC_CICR_HSERDYC_Msk /*!< HSE Ready Interrupt Clear */ 3877 #define RCC_CICR_PLLRDYC_Pos (4U) 3878 #define RCC_CICR_PLLRDYC_Msk (0x1UL << RCC_CICR_PLLRDYC_Pos) /*!< 0x00000010 */ 3879 #define RCC_CICR_PLLRDYC RCC_CICR_PLLRDYC_Msk /*!< PLL Ready Interrupt Clear */ 3880 #define RCC_CICR_MSIRDYC_Pos (5U) 3881 #define RCC_CICR_MSIRDYC_Msk (0x1UL << RCC_CICR_MSIRDYC_Pos) /*!< 0x00000020 */ 3882 #define RCC_CICR_MSIRDYC RCC_CICR_MSIRDYC_Msk /*!< MSI Ready Interrupt Clear */ 3883 #define RCC_CICR_HSI48RDYC_Pos (6U) 3884 #define RCC_CICR_HSI48RDYC_Msk (0x1UL << RCC_CICR_HSI48RDYC_Pos) /*!< 0x00000040 */ 3885 #define RCC_CICR_HSI48RDYC RCC_CICR_HSI48RDYC_Msk /*!< HSI48 Ready Interrupt Clear */ 3886 #define RCC_CICR_CSSLSEC_Pos (7U) 3887 #define RCC_CICR_CSSLSEC_Msk (0x1UL << RCC_CICR_CSSLSEC_Pos) /*!< 0x00000080 */ 3888 #define RCC_CICR_CSSLSEC RCC_CICR_CSSLSEC_Msk /*!< LSE Clock Security System Interrupt Clear */ 3889 #define RCC_CICR_CSSHSEC_Pos (8U) 3890 #define RCC_CICR_CSSHSEC_Msk (0x1UL << RCC_CICR_CSSHSEC_Pos) /*!< 0x00000100 */ 3891 #define RCC_CICR_CSSHSEC RCC_CICR_CSSHSEC_Msk /*!< HSE Clock Security System Interrupt Clear */ 3892 3893 /* Reference defines */ 3894 #define RCC_CICR_LSECSSC RCC_CICR_CSSLSEC 3895 #define RCC_CICR_CSSC RCC_CICR_CSSHSEC 3896 /***************** Bit definition for RCC_IOPRSTR register ******************/ 3897 #define RCC_IOPRSTR_IOPARST_Pos (0U) 3898 #define RCC_IOPRSTR_IOPARST_Msk (0x1UL << RCC_IOPRSTR_IOPARST_Pos) /*!< 0x00000001 */ 3899 #define RCC_IOPRSTR_IOPARST RCC_IOPRSTR_IOPARST_Msk /*!< GPIO port A reset */ 3900 #define RCC_IOPRSTR_IOPBRST_Pos (1U) 3901 #define RCC_IOPRSTR_IOPBRST_Msk (0x1UL << RCC_IOPRSTR_IOPBRST_Pos) /*!< 0x00000002 */ 3902 #define RCC_IOPRSTR_IOPBRST RCC_IOPRSTR_IOPBRST_Msk /*!< GPIO port B reset */ 3903 #define RCC_IOPRSTR_IOPCRST_Pos (2U) 3904 #define RCC_IOPRSTR_IOPCRST_Msk (0x1UL << RCC_IOPRSTR_IOPCRST_Pos) /*!< 0x00000004 */ 3905 #define RCC_IOPRSTR_IOPCRST RCC_IOPRSTR_IOPCRST_Msk /*!< GPIO port C reset */ 3906 #define RCC_IOPRSTR_IOPDRST_Pos (3U) 3907 #define RCC_IOPRSTR_IOPDRST_Msk (0x1UL << RCC_IOPRSTR_IOPDRST_Pos) /*!< 0x00000008 */ 3908 #define RCC_IOPRSTR_IOPDRST RCC_IOPRSTR_IOPDRST_Msk /*!< GPIO port D reset */ 3909 #define RCC_IOPRSTR_IOPHRST_Pos (7U) 3910 #define RCC_IOPRSTR_IOPHRST_Msk (0x1UL << RCC_IOPRSTR_IOPHRST_Pos) /*!< 0x00000080 */ 3911 #define RCC_IOPRSTR_IOPHRST RCC_IOPRSTR_IOPHRST_Msk /*!< GPIO port H reset */ 3912 3913 /* Reference defines */ 3914 #define RCC_IOPRSTR_GPIOARST RCC_IOPRSTR_IOPARST /*!< GPIO port A reset */ 3915 #define RCC_IOPRSTR_GPIOBRST RCC_IOPRSTR_IOPBRST /*!< GPIO port B reset */ 3916 #define RCC_IOPRSTR_GPIOCRST RCC_IOPRSTR_IOPCRST /*!< GPIO port C reset */ 3917 #define RCC_IOPRSTR_GPIODRST RCC_IOPRSTR_IOPDRST /*!< GPIO port D reset */ 3918 #define RCC_IOPRSTR_GPIOHRST RCC_IOPRSTR_IOPHRST /*!< GPIO port H reset */ 3919 3920 3921 /****************** Bit definition for RCC_AHBRST register ******************/ 3922 #define RCC_AHBRSTR_DMARST_Pos (0U) 3923 #define RCC_AHBRSTR_DMARST_Msk (0x1UL << RCC_AHBRSTR_DMARST_Pos) /*!< 0x00000001 */ 3924 #define RCC_AHBRSTR_DMARST RCC_AHBRSTR_DMARST_Msk /*!< DMA1 reset */ 3925 #define RCC_AHBRSTR_MIFRST_Pos (8U) 3926 #define RCC_AHBRSTR_MIFRST_Msk (0x1UL << RCC_AHBRSTR_MIFRST_Pos) /*!< 0x00000100 */ 3927 #define RCC_AHBRSTR_MIFRST RCC_AHBRSTR_MIFRST_Msk /*!< Memory interface reset */ 3928 #define RCC_AHBRSTR_CRCRST_Pos (12U) 3929 #define RCC_AHBRSTR_CRCRST_Msk (0x1UL << RCC_AHBRSTR_CRCRST_Pos) /*!< 0x00001000 */ 3930 #define RCC_AHBRSTR_CRCRST RCC_AHBRSTR_CRCRST_Msk /*!< CRC reset */ 3931 #define RCC_AHBRSTR_TSCRST_Pos (16U) 3932 #define RCC_AHBRSTR_TSCRST_Msk (0x1UL << RCC_AHBRSTR_TSCRST_Pos) /*!< 0x00010000 */ 3933 #define RCC_AHBRSTR_TSCRST RCC_AHBRSTR_TSCRST_Msk /*!< TSC reset */ 3934 #define RCC_AHBRSTR_RNGRST_Pos (20U) 3935 #define RCC_AHBRSTR_RNGRST_Msk (0x1UL << RCC_AHBRSTR_RNGRST_Pos) /*!< 0x00100000 */ 3936 #define RCC_AHBRSTR_RNGRST RCC_AHBRSTR_RNGRST_Msk /*!< RNG reset */ 3937 3938 /* Reference defines */ 3939 #define RCC_AHBRSTR_DMA1RST RCC_AHBRSTR_DMARST /*!< DMA1 reset */ 3940 3941 /***************** Bit definition for RCC_APB2RSTR register *****************/ 3942 #define RCC_APB2RSTR_SYSCFGRST_Pos (0U) 3943 #define RCC_APB2RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos) /*!< 0x00000001 */ 3944 #define RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk /*!< SYSCFG reset */ 3945 #define RCC_APB2RSTR_TIM21RST_Pos (2U) 3946 #define RCC_APB2RSTR_TIM21RST_Msk (0x1UL << RCC_APB2RSTR_TIM21RST_Pos) /*!< 0x00000004 */ 3947 #define RCC_APB2RSTR_TIM21RST RCC_APB2RSTR_TIM21RST_Msk /*!< TIM21 reset */ 3948 #define RCC_APB2RSTR_TIM22RST_Pos (5U) 3949 #define RCC_APB2RSTR_TIM22RST_Msk (0x1UL << RCC_APB2RSTR_TIM22RST_Pos) /*!< 0x00000020 */ 3950 #define RCC_APB2RSTR_TIM22RST RCC_APB2RSTR_TIM22RST_Msk /*!< TIM22 reset */ 3951 #define RCC_APB2RSTR_ADCRST_Pos (9U) 3952 #define RCC_APB2RSTR_ADCRST_Msk (0x1UL << RCC_APB2RSTR_ADCRST_Pos) /*!< 0x00000200 */ 3953 #define RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk /*!< ADC1 reset */ 3954 #define RCC_APB2RSTR_SPI1RST_Pos (12U) 3955 #define RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos) /*!< 0x00001000 */ 3956 #define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk /*!< SPI1 reset */ 3957 #define RCC_APB2RSTR_USART1RST_Pos (14U) 3958 #define RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos) /*!< 0x00004000 */ 3959 #define RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk /*!< USART1 reset */ 3960 #define RCC_APB2RSTR_DBGRST_Pos (22U) 3961 #define RCC_APB2RSTR_DBGRST_Msk (0x1UL << RCC_APB2RSTR_DBGRST_Pos) /*!< 0x00400000 */ 3962 #define RCC_APB2RSTR_DBGRST RCC_APB2RSTR_DBGRST_Msk /*!< DBGMCU reset */ 3963 3964 /* Reference defines */ 3965 #define RCC_APB2RSTR_ADC1RST RCC_APB2RSTR_ADCRST /*!< ADC1 reset */ 3966 #define RCC_APB2RSTR_DBGMCURST RCC_APB2RSTR_DBGRST /*!< DBGMCU reset */ 3967 3968 /***************** Bit definition for RCC_APB1RSTR register *****************/ 3969 #define RCC_APB1RSTR_TIM2RST_Pos (0U) 3970 #define RCC_APB1RSTR_TIM2RST_Msk (0x1UL << RCC_APB1RSTR_TIM2RST_Pos) /*!< 0x00000001 */ 3971 #define RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk /*!< Timer 2 reset */ 3972 #define RCC_APB1RSTR_TIM6RST_Pos (4U) 3973 #define RCC_APB1RSTR_TIM6RST_Msk (0x1UL << RCC_APB1RSTR_TIM6RST_Pos) /*!< 0x00000010 */ 3974 #define RCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk /*!< Timer 6 reset */ 3975 #define RCC_APB1RSTR_WWDGRST_Pos (11U) 3976 #define RCC_APB1RSTR_WWDGRST_Msk (0x1UL << RCC_APB1RSTR_WWDGRST_Pos) /*!< 0x00000800 */ 3977 #define RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk /*!< Window Watchdog reset */ 3978 #define RCC_APB1RSTR_SPI2RST_Pos (14U) 3979 #define RCC_APB1RSTR_SPI2RST_Msk (0x1UL << RCC_APB1RSTR_SPI2RST_Pos) /*!< 0x00004000 */ 3980 #define RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk /*!< SPI2 reset */ 3981 #define RCC_APB1RSTR_USART2RST_Pos (17U) 3982 #define RCC_APB1RSTR_USART2RST_Msk (0x1UL << RCC_APB1RSTR_USART2RST_Pos) /*!< 0x00020000 */ 3983 #define RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk /*!< USART 2 reset */ 3984 #define RCC_APB1RSTR_LPUART1RST_Pos (18U) 3985 #define RCC_APB1RSTR_LPUART1RST_Msk (0x1UL << RCC_APB1RSTR_LPUART1RST_Pos) /*!< 0x00040000 */ 3986 #define RCC_APB1RSTR_LPUART1RST RCC_APB1RSTR_LPUART1RST_Msk /*!< LPUART1 reset */ 3987 #define RCC_APB1RSTR_I2C1RST_Pos (21U) 3988 #define RCC_APB1RSTR_I2C1RST_Msk (0x1UL << RCC_APB1RSTR_I2C1RST_Pos) /*!< 0x00200000 */ 3989 #define RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk /*!< I2C 1 reset */ 3990 #define RCC_APB1RSTR_I2C2RST_Pos (22U) 3991 #define RCC_APB1RSTR_I2C2RST_Msk (0x1UL << RCC_APB1RSTR_I2C2RST_Pos) /*!< 0x00400000 */ 3992 #define RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk /*!< I2C 2 reset */ 3993 #define RCC_APB1RSTR_USBRST_Pos (23U) 3994 #define RCC_APB1RSTR_USBRST_Msk (0x1UL << RCC_APB1RSTR_USBRST_Pos) /*!< 0x00800000 */ 3995 #define RCC_APB1RSTR_USBRST RCC_APB1RSTR_USBRST_Msk /*!< USB reset */ 3996 #define RCC_APB1RSTR_CRSRST_Pos (27U) 3997 #define RCC_APB1RSTR_CRSRST_Msk (0x1UL << RCC_APB1RSTR_CRSRST_Pos) /*!< 0x08000000 */ 3998 #define RCC_APB1RSTR_CRSRST RCC_APB1RSTR_CRSRST_Msk /*!< CRS reset */ 3999 #define RCC_APB1RSTR_PWRRST_Pos (28U) 4000 #define RCC_APB1RSTR_PWRRST_Msk (0x1UL << RCC_APB1RSTR_PWRRST_Pos) /*!< 0x10000000 */ 4001 #define RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk /*!< PWR reset */ 4002 #define RCC_APB1RSTR_DACRST_Pos (29U) 4003 #define RCC_APB1RSTR_DACRST_Msk (0x1UL << RCC_APB1RSTR_DACRST_Pos) /*!< 0x20000000 */ 4004 #define RCC_APB1RSTR_DACRST RCC_APB1RSTR_DACRST_Msk /*!< DAC reset */ 4005 #define RCC_APB1RSTR_LPTIM1RST_Pos (31U) 4006 #define RCC_APB1RSTR_LPTIM1RST_Msk (0x1UL << RCC_APB1RSTR_LPTIM1RST_Pos) /*!< 0x80000000 */ 4007 #define RCC_APB1RSTR_LPTIM1RST RCC_APB1RSTR_LPTIM1RST_Msk /*!< LPTIM1 reset */ 4008 4009 /***************** Bit definition for RCC_IOPENR register ******************/ 4010 #define RCC_IOPENR_IOPAEN_Pos (0U) 4011 #define RCC_IOPENR_IOPAEN_Msk (0x1UL << RCC_IOPENR_IOPAEN_Pos) /*!< 0x00000001 */ 4012 #define RCC_IOPENR_IOPAEN RCC_IOPENR_IOPAEN_Msk /*!< GPIO port A clock enable */ 4013 #define RCC_IOPENR_IOPBEN_Pos (1U) 4014 #define RCC_IOPENR_IOPBEN_Msk (0x1UL << RCC_IOPENR_IOPBEN_Pos) /*!< 0x00000002 */ 4015 #define RCC_IOPENR_IOPBEN RCC_IOPENR_IOPBEN_Msk /*!< GPIO port B clock enable */ 4016 #define RCC_IOPENR_IOPCEN_Pos (2U) 4017 #define RCC_IOPENR_IOPCEN_Msk (0x1UL << RCC_IOPENR_IOPCEN_Pos) /*!< 0x00000004 */ 4018 #define RCC_IOPENR_IOPCEN RCC_IOPENR_IOPCEN_Msk /*!< GPIO port C clock enable */ 4019 #define RCC_IOPENR_IOPDEN_Pos (3U) 4020 #define RCC_IOPENR_IOPDEN_Msk (0x1UL << RCC_IOPENR_IOPDEN_Pos) /*!< 0x00000008 */ 4021 #define RCC_IOPENR_IOPDEN RCC_IOPENR_IOPDEN_Msk /*!< GPIO port D clock enable */ 4022 #define RCC_IOPENR_IOPHEN_Pos (7U) 4023 #define RCC_IOPENR_IOPHEN_Msk (0x1UL << RCC_IOPENR_IOPHEN_Pos) /*!< 0x00000080 */ 4024 #define RCC_IOPENR_IOPHEN RCC_IOPENR_IOPHEN_Msk /*!< GPIO port H clock enable */ 4025 4026 /* Reference defines */ 4027 #define RCC_IOPENR_GPIOAEN RCC_IOPENR_IOPAEN /*!< GPIO port A clock enable */ 4028 #define RCC_IOPENR_GPIOBEN RCC_IOPENR_IOPBEN /*!< GPIO port B clock enable */ 4029 #define RCC_IOPENR_GPIOCEN RCC_IOPENR_IOPCEN /*!< GPIO port C clock enable */ 4030 #define RCC_IOPENR_GPIODEN RCC_IOPENR_IOPDEN /*!< GPIO port D clock enable */ 4031 #define RCC_IOPENR_GPIOHEN RCC_IOPENR_IOPHEN /*!< GPIO port H clock enable */ 4032 4033 /***************** Bit definition for RCC_AHBENR register ******************/ 4034 #define RCC_AHBENR_DMAEN_Pos (0U) 4035 #define RCC_AHBENR_DMAEN_Msk (0x1UL << RCC_AHBENR_DMAEN_Pos) /*!< 0x00000001 */ 4036 #define RCC_AHBENR_DMAEN RCC_AHBENR_DMAEN_Msk /*!< DMA1 clock enable */ 4037 #define RCC_AHBENR_MIFEN_Pos (8U) 4038 #define RCC_AHBENR_MIFEN_Msk (0x1UL << RCC_AHBENR_MIFEN_Pos) /*!< 0x00000100 */ 4039 #define RCC_AHBENR_MIFEN RCC_AHBENR_MIFEN_Msk /*!< NVM interface clock enable bit */ 4040 #define RCC_AHBENR_CRCEN_Pos (12U) 4041 #define RCC_AHBENR_CRCEN_Msk (0x1UL << RCC_AHBENR_CRCEN_Pos) /*!< 0x00001000 */ 4042 #define RCC_AHBENR_CRCEN RCC_AHBENR_CRCEN_Msk /*!< CRC clock enable */ 4043 #define RCC_AHBENR_TSCEN_Pos (16U) 4044 #define RCC_AHBENR_TSCEN_Msk (0x1UL << RCC_AHBENR_TSCEN_Pos) /*!< 0x00010000 */ 4045 #define RCC_AHBENR_TSCEN RCC_AHBENR_TSCEN_Msk /*!< TSC clock enable */ 4046 #define RCC_AHBENR_RNGEN_Pos (20U) 4047 #define RCC_AHBENR_RNGEN_Msk (0x1UL << RCC_AHBENR_RNGEN_Pos) /*!< 0x00100000 */ 4048 #define RCC_AHBENR_RNGEN RCC_AHBENR_RNGEN_Msk /*!< RNG clock enable */ 4049 4050 /* Reference defines */ 4051 #define RCC_AHBENR_DMA1EN RCC_AHBENR_DMAEN /*!< DMA1 clock enable */ 4052 4053 /***************** Bit definition for RCC_APB2ENR register ******************/ 4054 #define RCC_APB2ENR_SYSCFGEN_Pos (0U) 4055 #define RCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos) /*!< 0x00000001 */ 4056 #define RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk /*!< SYSCFG clock enable */ 4057 #define RCC_APB2ENR_TIM21EN_Pos (2U) 4058 #define RCC_APB2ENR_TIM21EN_Msk (0x1UL << RCC_APB2ENR_TIM21EN_Pos) /*!< 0x00000004 */ 4059 #define RCC_APB2ENR_TIM21EN RCC_APB2ENR_TIM21EN_Msk /*!< TIM21 clock enable */ 4060 #define RCC_APB2ENR_TIM22EN_Pos (5U) 4061 #define RCC_APB2ENR_TIM22EN_Msk (0x1UL << RCC_APB2ENR_TIM22EN_Pos) /*!< 0x00000020 */ 4062 #define RCC_APB2ENR_TIM22EN RCC_APB2ENR_TIM22EN_Msk /*!< TIM22 clock enable */ 4063 #define RCC_APB2ENR_FWEN_Pos (7U) 4064 #define RCC_APB2ENR_FWEN_Msk (0x1UL << RCC_APB2ENR_FWEN_Pos) /*!< 0x00000080 */ 4065 #define RCC_APB2ENR_FWEN RCC_APB2ENR_FWEN_Msk /*!< MiFare Firewall clock enable */ 4066 #define RCC_APB2ENR_ADCEN_Pos (9U) 4067 #define RCC_APB2ENR_ADCEN_Msk (0x1UL << RCC_APB2ENR_ADCEN_Pos) /*!< 0x00000200 */ 4068 #define RCC_APB2ENR_ADCEN RCC_APB2ENR_ADCEN_Msk /*!< ADC1 clock enable */ 4069 #define RCC_APB2ENR_SPI1EN_Pos (12U) 4070 #define RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos) /*!< 0x00001000 */ 4071 #define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk /*!< SPI1 clock enable */ 4072 #define RCC_APB2ENR_USART1EN_Pos (14U) 4073 #define RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos) /*!< 0x00004000 */ 4074 #define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk /*!< USART1 clock enable */ 4075 #define RCC_APB2ENR_DBGEN_Pos (22U) 4076 #define RCC_APB2ENR_DBGEN_Msk (0x1UL << RCC_APB2ENR_DBGEN_Pos) /*!< 0x00400000 */ 4077 #define RCC_APB2ENR_DBGEN RCC_APB2ENR_DBGEN_Msk /*!< DBGMCU clock enable */ 4078 4079 /* Reference defines */ 4080 4081 #define RCC_APB2ENR_MIFIEN RCC_APB2ENR_FWEN /*!< MiFare Firewall clock enable */ 4082 #define RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADCEN /*!< ADC1 clock enable */ 4083 #define RCC_APB2ENR_DBGMCUEN RCC_APB2ENR_DBGEN /*!< DBGMCU clock enable */ 4084 4085 /***************** Bit definition for RCC_APB1ENR register ******************/ 4086 #define RCC_APB1ENR_TIM2EN_Pos (0U) 4087 #define RCC_APB1ENR_TIM2EN_Msk (0x1UL << RCC_APB1ENR_TIM2EN_Pos) /*!< 0x00000001 */ 4088 #define RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk /*!< Timer 2 clock enable */ 4089 #define RCC_APB1ENR_TIM6EN_Pos (4U) 4090 #define RCC_APB1ENR_TIM6EN_Msk (0x1UL << RCC_APB1ENR_TIM6EN_Pos) /*!< 0x00000010 */ 4091 #define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk /*!< Timer 6 clock enable */ 4092 #define RCC_APB1ENR_WWDGEN_Pos (11U) 4093 #define RCC_APB1ENR_WWDGEN_Msk (0x1UL << RCC_APB1ENR_WWDGEN_Pos) /*!< 0x00000800 */ 4094 #define RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk /*!< Window Watchdog clock enable */ 4095 #define RCC_APB1ENR_SPI2EN_Pos (14U) 4096 #define RCC_APB1ENR_SPI2EN_Msk (0x1UL << RCC_APB1ENR_SPI2EN_Pos) /*!< 0x00004000 */ 4097 #define RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk /*!< SPI2 clock enable */ 4098 #define RCC_APB1ENR_USART2EN_Pos (17U) 4099 #define RCC_APB1ENR_USART2EN_Msk (0x1UL << RCC_APB1ENR_USART2EN_Pos) /*!< 0x00020000 */ 4100 #define RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk /*!< USART2 clock enable */ 4101 #define RCC_APB1ENR_LPUART1EN_Pos (18U) 4102 #define RCC_APB1ENR_LPUART1EN_Msk (0x1UL << RCC_APB1ENR_LPUART1EN_Pos) /*!< 0x00040000 */ 4103 #define RCC_APB1ENR_LPUART1EN RCC_APB1ENR_LPUART1EN_Msk /*!< LPUART1 clock enable */ 4104 #define RCC_APB1ENR_I2C1EN_Pos (21U) 4105 #define RCC_APB1ENR_I2C1EN_Msk (0x1UL << RCC_APB1ENR_I2C1EN_Pos) /*!< 0x00200000 */ 4106 #define RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk /*!< I2C1 clock enable */ 4107 #define RCC_APB1ENR_I2C2EN_Pos (22U) 4108 #define RCC_APB1ENR_I2C2EN_Msk (0x1UL << RCC_APB1ENR_I2C2EN_Pos) /*!< 0x00400000 */ 4109 #define RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk /*!< I2C2 clock enable */ 4110 #define RCC_APB1ENR_USBEN_Pos (23U) 4111 #define RCC_APB1ENR_USBEN_Msk (0x1UL << RCC_APB1ENR_USBEN_Pos) /*!< 0x00800000 */ 4112 #define RCC_APB1ENR_USBEN RCC_APB1ENR_USBEN_Msk /*!< USB clock enable */ 4113 #define RCC_APB1ENR_CRSEN_Pos (27U) 4114 #define RCC_APB1ENR_CRSEN_Msk (0x1UL << RCC_APB1ENR_CRSEN_Pos) /*!< 0x08000000 */ 4115 #define RCC_APB1ENR_CRSEN RCC_APB1ENR_CRSEN_Msk /*!< CRS clock enable */ 4116 #define RCC_APB1ENR_PWREN_Pos (28U) 4117 #define RCC_APB1ENR_PWREN_Msk (0x1UL << RCC_APB1ENR_PWREN_Pos) /*!< 0x10000000 */ 4118 #define RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk /*!< PWR clock enable */ 4119 #define RCC_APB1ENR_DACEN_Pos (29U) 4120 #define RCC_APB1ENR_DACEN_Msk (0x1UL << RCC_APB1ENR_DACEN_Pos) /*!< 0x20000000 */ 4121 #define RCC_APB1ENR_DACEN RCC_APB1ENR_DACEN_Msk /*!< DAC clock enable */ 4122 #define RCC_APB1ENR_LPTIM1EN_Pos (31U) 4123 #define RCC_APB1ENR_LPTIM1EN_Msk (0x1UL << RCC_APB1ENR_LPTIM1EN_Pos) /*!< 0x80000000 */ 4124 #define RCC_APB1ENR_LPTIM1EN RCC_APB1ENR_LPTIM1EN_Msk /*!< LPTIM1 clock enable */ 4125 4126 /****************** Bit definition for RCC_IOPSMENR register ****************/ 4127 #define RCC_IOPSMENR_IOPASMEN_Pos (0U) 4128 #define RCC_IOPSMENR_IOPASMEN_Msk (0x1UL << RCC_IOPSMENR_IOPASMEN_Pos) /*!< 0x00000001 */ 4129 #define RCC_IOPSMENR_IOPASMEN RCC_IOPSMENR_IOPASMEN_Msk /*!< GPIO port A clock enabled in sleep mode */ 4130 #define RCC_IOPSMENR_IOPBSMEN_Pos (1U) 4131 #define RCC_IOPSMENR_IOPBSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPBSMEN_Pos) /*!< 0x00000002 */ 4132 #define RCC_IOPSMENR_IOPBSMEN RCC_IOPSMENR_IOPBSMEN_Msk /*!< GPIO port B clock enabled in sleep mode */ 4133 #define RCC_IOPSMENR_IOPCSMEN_Pos (2U) 4134 #define RCC_IOPSMENR_IOPCSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPCSMEN_Pos) /*!< 0x00000004 */ 4135 #define RCC_IOPSMENR_IOPCSMEN RCC_IOPSMENR_IOPCSMEN_Msk /*!< GPIO port C clock enabled in sleep mode */ 4136 #define RCC_IOPSMENR_IOPDSMEN_Pos (3U) 4137 #define RCC_IOPSMENR_IOPDSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPDSMEN_Pos) /*!< 0x00000008 */ 4138 #define RCC_IOPSMENR_IOPDSMEN RCC_IOPSMENR_IOPDSMEN_Msk /*!< GPIO port D clock enabled in sleep mode */ 4139 #define RCC_IOPSMENR_IOPHSMEN_Pos (7U) 4140 #define RCC_IOPSMENR_IOPHSMEN_Msk (0x1UL << RCC_IOPSMENR_IOPHSMEN_Pos) /*!< 0x00000080 */ 4141 #define RCC_IOPSMENR_IOPHSMEN RCC_IOPSMENR_IOPHSMEN_Msk /*!< GPIO port H clock enabled in sleep mode */ 4142 4143 /* Reference defines */ 4144 #define RCC_IOPSMENR_GPIOASMEN RCC_IOPSMENR_IOPASMEN /*!< GPIO port A clock enabled in sleep mode */ 4145 #define RCC_IOPSMENR_GPIOBSMEN RCC_IOPSMENR_IOPBSMEN /*!< GPIO port B clock enabled in sleep mode */ 4146 #define RCC_IOPSMENR_GPIOCSMEN RCC_IOPSMENR_IOPCSMEN /*!< GPIO port C clock enabled in sleep mode */ 4147 #define RCC_IOPSMENR_GPIODSMEN RCC_IOPSMENR_IOPDSMEN /*!< GPIO port D clock enabled in sleep mode */ 4148 #define RCC_IOPSMENR_GPIOHSMEN RCC_IOPSMENR_IOPHSMEN /*!< GPIO port H clock enabled in sleep mode */ 4149 4150 /***************** Bit definition for RCC_AHBSMENR register ******************/ 4151 #define RCC_AHBSMENR_DMASMEN_Pos (0U) 4152 #define RCC_AHBSMENR_DMASMEN_Msk (0x1UL << RCC_AHBSMENR_DMASMEN_Pos) /*!< 0x00000001 */ 4153 #define RCC_AHBSMENR_DMASMEN RCC_AHBSMENR_DMASMEN_Msk /*!< DMA1 clock enabled in sleep mode */ 4154 #define RCC_AHBSMENR_MIFSMEN_Pos (8U) 4155 #define RCC_AHBSMENR_MIFSMEN_Msk (0x1UL << RCC_AHBSMENR_MIFSMEN_Pos) /*!< 0x00000100 */ 4156 #define RCC_AHBSMENR_MIFSMEN RCC_AHBSMENR_MIFSMEN_Msk /*!< NVM interface clock enable during sleep mode */ 4157 #define RCC_AHBSMENR_SRAMSMEN_Pos (9U) 4158 #define RCC_AHBSMENR_SRAMSMEN_Msk (0x1UL << RCC_AHBSMENR_SRAMSMEN_Pos) /*!< 0x00000200 */ 4159 #define RCC_AHBSMENR_SRAMSMEN RCC_AHBSMENR_SRAMSMEN_Msk /*!< SRAM clock enabled in sleep mode */ 4160 #define RCC_AHBSMENR_CRCSMEN_Pos (12U) 4161 #define RCC_AHBSMENR_CRCSMEN_Msk (0x1UL << RCC_AHBSMENR_CRCSMEN_Pos) /*!< 0x00001000 */ 4162 #define RCC_AHBSMENR_CRCSMEN RCC_AHBSMENR_CRCSMEN_Msk /*!< CRC clock enabled in sleep mode */ 4163 #define RCC_AHBSMENR_TSCSMEN_Pos (16U) 4164 #define RCC_AHBSMENR_TSCSMEN_Msk (0x1UL << RCC_AHBSMENR_TSCSMEN_Pos) /*!< 0x00010000 */ 4165 #define RCC_AHBSMENR_TSCSMEN RCC_AHBSMENR_TSCSMEN_Msk /*!< TSC clock enabled in sleep mode */ 4166 #define RCC_AHBSMENR_RNGSMEN_Pos (20U) 4167 #define RCC_AHBSMENR_RNGSMEN_Msk (0x1UL << RCC_AHBSMENR_RNGSMEN_Pos) /*!< 0x00100000 */ 4168 #define RCC_AHBSMENR_RNGSMEN RCC_AHBSMENR_RNGSMEN_Msk /*!< RNG clock enabled in sleep mode */ 4169 4170 /* Reference defines */ 4171 #define RCC_AHBSMENR_DMA1SMEN RCC_AHBSMENR_DMASMEN /*!< DMA1 clock enabled in sleep mode */ 4172 4173 /***************** Bit definition for RCC_APB2SMENR register ******************/ 4174 #define RCC_APB2SMENR_SYSCFGSMEN_Pos (0U) 4175 #define RCC_APB2SMENR_SYSCFGSMEN_Msk (0x1UL << RCC_APB2SMENR_SYSCFGSMEN_Pos) /*!< 0x00000001 */ 4176 #define RCC_APB2SMENR_SYSCFGSMEN RCC_APB2SMENR_SYSCFGSMEN_Msk /*!< SYSCFG clock enabled in sleep mode */ 4177 #define RCC_APB2SMENR_TIM21SMEN_Pos (2U) 4178 #define RCC_APB2SMENR_TIM21SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM21SMEN_Pos) /*!< 0x00000004 */ 4179 #define RCC_APB2SMENR_TIM21SMEN RCC_APB2SMENR_TIM21SMEN_Msk /*!< TIM21 clock enabled in sleep mode */ 4180 #define RCC_APB2SMENR_TIM22SMEN_Pos (5U) 4181 #define RCC_APB2SMENR_TIM22SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM22SMEN_Pos) /*!< 0x00000020 */ 4182 #define RCC_APB2SMENR_TIM22SMEN RCC_APB2SMENR_TIM22SMEN_Msk /*!< TIM22 clock enabled in sleep mode */ 4183 #define RCC_APB2SMENR_ADCSMEN_Pos (9U) 4184 #define RCC_APB2SMENR_ADCSMEN_Msk (0x1UL << RCC_APB2SMENR_ADCSMEN_Pos) /*!< 0x00000200 */ 4185 #define RCC_APB2SMENR_ADCSMEN RCC_APB2SMENR_ADCSMEN_Msk /*!< ADC1 clock enabled in sleep mode */ 4186 #define RCC_APB2SMENR_SPI1SMEN_Pos (12U) 4187 #define RCC_APB2SMENR_SPI1SMEN_Msk (0x1UL << RCC_APB2SMENR_SPI1SMEN_Pos) /*!< 0x00001000 */ 4188 #define RCC_APB2SMENR_SPI1SMEN RCC_APB2SMENR_SPI1SMEN_Msk /*!< SPI1 clock enabled in sleep mode */ 4189 #define RCC_APB2SMENR_USART1SMEN_Pos (14U) 4190 #define RCC_APB2SMENR_USART1SMEN_Msk (0x1UL << RCC_APB2SMENR_USART1SMEN_Pos) /*!< 0x00004000 */ 4191 #define RCC_APB2SMENR_USART1SMEN RCC_APB2SMENR_USART1SMEN_Msk /*!< USART1 clock enabled in sleep mode */ 4192 #define RCC_APB2SMENR_DBGSMEN_Pos (22U) 4193 #define RCC_APB2SMENR_DBGSMEN_Msk (0x1UL << RCC_APB2SMENR_DBGSMEN_Pos) /*!< 0x00400000 */ 4194 #define RCC_APB2SMENR_DBGSMEN RCC_APB2SMENR_DBGSMEN_Msk /*!< DBGMCU clock enabled in sleep mode */ 4195 4196 /* Reference defines */ 4197 #define RCC_APB2SMENR_ADC1SMEN RCC_APB2SMENR_ADCSMEN /*!< ADC1 clock enabled in sleep mode */ 4198 #define RCC_APB2SMENR_DBGMCUSMEN RCC_APB2SMENR_DBGSMEN /*!< DBGMCU clock enabled in sleep mode */ 4199 4200 /***************** Bit definition for RCC_APB1SMENR register ******************/ 4201 #define RCC_APB1SMENR_TIM2SMEN_Pos (0U) 4202 #define RCC_APB1SMENR_TIM2SMEN_Msk (0x1UL << RCC_APB1SMENR_TIM2SMEN_Pos) /*!< 0x00000001 */ 4203 #define RCC_APB1SMENR_TIM2SMEN RCC_APB1SMENR_TIM2SMEN_Msk /*!< Timer 2 clock enabled in sleep mode */ 4204 #define RCC_APB1SMENR_TIM6SMEN_Pos (4U) 4205 #define RCC_APB1SMENR_TIM6SMEN_Msk (0x1UL << RCC_APB1SMENR_TIM6SMEN_Pos) /*!< 0x00000010 */ 4206 #define RCC_APB1SMENR_TIM6SMEN RCC_APB1SMENR_TIM6SMEN_Msk /*!< Timer 6 clock enabled in sleep mode */ 4207 #define RCC_APB1SMENR_WWDGSMEN_Pos (11U) 4208 #define RCC_APB1SMENR_WWDGSMEN_Msk (0x1UL << RCC_APB1SMENR_WWDGSMEN_Pos) /*!< 0x00000800 */ 4209 #define RCC_APB1SMENR_WWDGSMEN RCC_APB1SMENR_WWDGSMEN_Msk /*!< Window Watchdog clock enabled in sleep mode */ 4210 #define RCC_APB1SMENR_SPI2SMEN_Pos (14U) 4211 #define RCC_APB1SMENR_SPI2SMEN_Msk (0x1UL << RCC_APB1SMENR_SPI2SMEN_Pos) /*!< 0x00004000 */ 4212 #define RCC_APB1SMENR_SPI2SMEN RCC_APB1SMENR_SPI2SMEN_Msk /*!< SPI2 clock enabled in sleep mode */ 4213 #define RCC_APB1SMENR_USART2SMEN_Pos (17U) 4214 #define RCC_APB1SMENR_USART2SMEN_Msk (0x1UL << RCC_APB1SMENR_USART2SMEN_Pos) /*!< 0x00020000 */ 4215 #define RCC_APB1SMENR_USART2SMEN RCC_APB1SMENR_USART2SMEN_Msk /*!< USART2 clock enabled in sleep mode */ 4216 #define RCC_APB1SMENR_LPUART1SMEN_Pos (18U) 4217 #define RCC_APB1SMENR_LPUART1SMEN_Msk (0x1UL << RCC_APB1SMENR_LPUART1SMEN_Pos) /*!< 0x00040000 */ 4218 #define RCC_APB1SMENR_LPUART1SMEN RCC_APB1SMENR_LPUART1SMEN_Msk /*!< LPUART1 clock enabled in sleep mode */ 4219 #define RCC_APB1SMENR_I2C1SMEN_Pos (21U) 4220 #define RCC_APB1SMENR_I2C1SMEN_Msk (0x1UL << RCC_APB1SMENR_I2C1SMEN_Pos) /*!< 0x00200000 */ 4221 #define RCC_APB1SMENR_I2C1SMEN RCC_APB1SMENR_I2C1SMEN_Msk /*!< I2C1 clock enabled in sleep mode */ 4222 #define RCC_APB1SMENR_I2C2SMEN_Pos (22U) 4223 #define RCC_APB1SMENR_I2C2SMEN_Msk (0x1UL << RCC_APB1SMENR_I2C2SMEN_Pos) /*!< 0x00400000 */ 4224 #define RCC_APB1SMENR_I2C2SMEN RCC_APB1SMENR_I2C2SMEN_Msk /*!< I2C2 clock enabled in sleep mode */ 4225 #define RCC_APB1SMENR_USBSMEN_Pos (23U) 4226 #define RCC_APB1SMENR_USBSMEN_Msk (0x1UL << RCC_APB1SMENR_USBSMEN_Pos) /*!< 0x00800000 */ 4227 #define RCC_APB1SMENR_USBSMEN RCC_APB1SMENR_USBSMEN_Msk /*!< USB clock enabled in sleep mode */ 4228 #define RCC_APB1SMENR_CRSSMEN_Pos (27U) 4229 #define RCC_APB1SMENR_CRSSMEN_Msk (0x1UL << RCC_APB1SMENR_CRSSMEN_Pos) /*!< 0x08000000 */ 4230 #define RCC_APB1SMENR_CRSSMEN RCC_APB1SMENR_CRSSMEN_Msk /*!< CRS clock enabled in sleep mode */ 4231 #define RCC_APB1SMENR_PWRSMEN_Pos (28U) 4232 #define RCC_APB1SMENR_PWRSMEN_Msk (0x1UL << RCC_APB1SMENR_PWRSMEN_Pos) /*!< 0x10000000 */ 4233 #define RCC_APB1SMENR_PWRSMEN RCC_APB1SMENR_PWRSMEN_Msk /*!< PWR clock enabled in sleep mode */ 4234 #define RCC_APB1SMENR_DACSMEN_Pos (29U) 4235 #define RCC_APB1SMENR_DACSMEN_Msk (0x1UL << RCC_APB1SMENR_DACSMEN_Pos) /*!< 0x20000000 */ 4236 #define RCC_APB1SMENR_DACSMEN RCC_APB1SMENR_DACSMEN_Msk /*!< DAC clock enabled in sleep mode */ 4237 #define RCC_APB1SMENR_LPTIM1SMEN_Pos (31U) 4238 #define RCC_APB1SMENR_LPTIM1SMEN_Msk (0x1UL << RCC_APB1SMENR_LPTIM1SMEN_Pos) /*!< 0x80000000 */ 4239 #define RCC_APB1SMENR_LPTIM1SMEN RCC_APB1SMENR_LPTIM1SMEN_Msk /*!< LPTIM1 clock enabled in sleep mode */ 4240 4241 /******************* Bit definition for RCC_CCIPR register *******************/ 4242 /*!< USART1 Clock source selection */ 4243 #define RCC_CCIPR_USART1SEL_Pos (0U) 4244 #define RCC_CCIPR_USART1SEL_Msk (0x3UL << RCC_CCIPR_USART1SEL_Pos) /*!< 0x00000003 */ 4245 #define RCC_CCIPR_USART1SEL RCC_CCIPR_USART1SEL_Msk /*!< USART1SEL[1:0] bits */ 4246 #define RCC_CCIPR_USART1SEL_0 (0x1UL << RCC_CCIPR_USART1SEL_Pos) /*!< 0x00000001 */ 4247 #define RCC_CCIPR_USART1SEL_1 (0x2UL << RCC_CCIPR_USART1SEL_Pos) /*!< 0x00000002 */ 4248 4249 /*!< USART2 Clock source selection */ 4250 #define RCC_CCIPR_USART2SEL_Pos (2U) 4251 #define RCC_CCIPR_USART2SEL_Msk (0x3UL << RCC_CCIPR_USART2SEL_Pos) /*!< 0x0000000C */ 4252 #define RCC_CCIPR_USART2SEL RCC_CCIPR_USART2SEL_Msk /*!< USART2SEL[1:0] bits */ 4253 #define RCC_CCIPR_USART2SEL_0 (0x1UL << RCC_CCIPR_USART2SEL_Pos) /*!< 0x00000004 */ 4254 #define RCC_CCIPR_USART2SEL_1 (0x2UL << RCC_CCIPR_USART2SEL_Pos) /*!< 0x00000008 */ 4255 4256 /*!< LPUART1 Clock source selection */ 4257 #define RCC_CCIPR_LPUART1SEL_Pos (10U) 4258 #define RCC_CCIPR_LPUART1SEL_Msk (0x3UL << RCC_CCIPR_LPUART1SEL_Pos) /*!< 0x00000C00 */ 4259 #define RCC_CCIPR_LPUART1SEL RCC_CCIPR_LPUART1SEL_Msk /*!< LPUART1SEL[1:0] bits */ 4260 #define RCC_CCIPR_LPUART1SEL_0 (0x1UL << RCC_CCIPR_LPUART1SEL_Pos) /*!< 0x0000400 */ 4261 #define RCC_CCIPR_LPUART1SEL_1 (0x2UL << RCC_CCIPR_LPUART1SEL_Pos) /*!< 0x0000800 */ 4262 4263 /*!< I2C1 Clock source selection */ 4264 #define RCC_CCIPR_I2C1SEL_Pos (12U) 4265 #define RCC_CCIPR_I2C1SEL_Msk (0x3UL << RCC_CCIPR_I2C1SEL_Pos) /*!< 0x00003000 */ 4266 #define RCC_CCIPR_I2C1SEL RCC_CCIPR_I2C1SEL_Msk /*!< I2C1SEL [1:0] bits */ 4267 #define RCC_CCIPR_I2C1SEL_0 (0x1UL << RCC_CCIPR_I2C1SEL_Pos) /*!< 0x00001000 */ 4268 #define RCC_CCIPR_I2C1SEL_1 (0x2UL << RCC_CCIPR_I2C1SEL_Pos) /*!< 0x00002000 */ 4269 4270 4271 /*!< LPTIM1 Clock source selection */ 4272 #define RCC_CCIPR_LPTIM1SEL_Pos (18U) 4273 #define RCC_CCIPR_LPTIM1SEL_Msk (0x3UL << RCC_CCIPR_LPTIM1SEL_Pos) /*!< 0x000C0000 */ 4274 #define RCC_CCIPR_LPTIM1SEL RCC_CCIPR_LPTIM1SEL_Msk /*!< LPTIM1SEL [1:0] bits */ 4275 #define RCC_CCIPR_LPTIM1SEL_0 (0x1UL << RCC_CCIPR_LPTIM1SEL_Pos) /*!< 0x00040000 */ 4276 #define RCC_CCIPR_LPTIM1SEL_1 (0x2UL << RCC_CCIPR_LPTIM1SEL_Pos) /*!< 0x00080000 */ 4277 4278 /*!< HSI48 Clock source selection */ 4279 #define RCC_CCIPR_HSI48SEL_Pos (26U) 4280 #define RCC_CCIPR_HSI48SEL_Msk (0x1UL << RCC_CCIPR_HSI48SEL_Pos) /*!< 0x04000000 */ 4281 #define RCC_CCIPR_HSI48SEL RCC_CCIPR_HSI48SEL_Msk /*!< HSI48 RC clock source selection bit for USB and RNG*/ 4282 4283 /* Legacy defines */ 4284 #define RCC_CCIPR_HSI48MSEL RCC_CCIPR_HSI48SEL 4285 4286 /******************* Bit definition for RCC_CSR register *******************/ 4287 #define RCC_CSR_LSION_Pos (0U) 4288 #define RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos) /*!< 0x00000001 */ 4289 #define RCC_CSR_LSION RCC_CSR_LSION_Msk /*!< Internal Low Speed oscillator enable */ 4290 #define RCC_CSR_LSIRDY_Pos (1U) 4291 #define RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos) /*!< 0x00000002 */ 4292 #define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk /*!< Internal Low Speed oscillator Ready */ 4293 4294 #define RCC_CSR_LSEON_Pos (8U) 4295 #define RCC_CSR_LSEON_Msk (0x1UL << RCC_CSR_LSEON_Pos) /*!< 0x00000100 */ 4296 #define RCC_CSR_LSEON RCC_CSR_LSEON_Msk /*!< External Low Speed oscillator enable */ 4297 #define RCC_CSR_LSERDY_Pos (9U) 4298 #define RCC_CSR_LSERDY_Msk (0x1UL << RCC_CSR_LSERDY_Pos) /*!< 0x00000200 */ 4299 #define RCC_CSR_LSERDY RCC_CSR_LSERDY_Msk /*!< External Low Speed oscillator Ready */ 4300 #define RCC_CSR_LSEBYP_Pos (10U) 4301 #define RCC_CSR_LSEBYP_Msk (0x1UL << RCC_CSR_LSEBYP_Pos) /*!< 0x00000400 */ 4302 #define RCC_CSR_LSEBYP RCC_CSR_LSEBYP_Msk /*!< External Low Speed oscillator Bypass */ 4303 4304 #define RCC_CSR_LSEDRV_Pos (11U) 4305 #define RCC_CSR_LSEDRV_Msk (0x3UL << RCC_CSR_LSEDRV_Pos) /*!< 0x00001800 */ 4306 #define RCC_CSR_LSEDRV RCC_CSR_LSEDRV_Msk /*!< LSEDRV[1:0] bits (LSE Osc. drive capability) */ 4307 #define RCC_CSR_LSEDRV_0 (0x1UL << RCC_CSR_LSEDRV_Pos) /*!< 0x00000800 */ 4308 #define RCC_CSR_LSEDRV_1 (0x2UL << RCC_CSR_LSEDRV_Pos) /*!< 0x00001000 */ 4309 4310 #define RCC_CSR_LSECSSON_Pos (13U) 4311 #define RCC_CSR_LSECSSON_Msk (0x1UL << RCC_CSR_LSECSSON_Pos) /*!< 0x00002000 */ 4312 #define RCC_CSR_LSECSSON RCC_CSR_LSECSSON_Msk /*!< External Low Speed oscillator CSS Enable */ 4313 #define RCC_CSR_LSECSSD_Pos (14U) 4314 #define RCC_CSR_LSECSSD_Msk (0x1UL << RCC_CSR_LSECSSD_Pos) /*!< 0x00004000 */ 4315 #define RCC_CSR_LSECSSD RCC_CSR_LSECSSD_Msk /*!< External Low Speed oscillator CSS Detected */ 4316 4317 /*!< RTC configuration */ 4318 #define RCC_CSR_RTCSEL_Pos (16U) 4319 #define RCC_CSR_RTCSEL_Msk (0x3UL << RCC_CSR_RTCSEL_Pos) /*!< 0x00030000 */ 4320 #define RCC_CSR_RTCSEL RCC_CSR_RTCSEL_Msk /*!< RTCSEL[1:0] bits (RTC clock source selection) */ 4321 #define RCC_CSR_RTCSEL_0 (0x1UL << RCC_CSR_RTCSEL_Pos) /*!< 0x00010000 */ 4322 #define RCC_CSR_RTCSEL_1 (0x2UL << RCC_CSR_RTCSEL_Pos) /*!< 0x00020000 */ 4323 4324 #define RCC_CSR_RTCSEL_NOCLOCK (0x00000000U) /*!< No clock */ 4325 #define RCC_CSR_RTCSEL_LSE_Pos (16U) 4326 #define RCC_CSR_RTCSEL_LSE_Msk (0x1UL << RCC_CSR_RTCSEL_LSE_Pos) /*!< 0x00010000 */ 4327 #define RCC_CSR_RTCSEL_LSE RCC_CSR_RTCSEL_LSE_Msk /*!< LSE oscillator clock used as RTC clock */ 4328 #define RCC_CSR_RTCSEL_LSI_Pos (17U) 4329 #define RCC_CSR_RTCSEL_LSI_Msk (0x1UL << RCC_CSR_RTCSEL_LSI_Pos) /*!< 0x00020000 */ 4330 #define RCC_CSR_RTCSEL_LSI RCC_CSR_RTCSEL_LSI_Msk /*!< LSI oscillator clock used as RTC clock */ 4331 #define RCC_CSR_RTCSEL_HSE_Pos (16U) 4332 #define RCC_CSR_RTCSEL_HSE_Msk (0x3UL << RCC_CSR_RTCSEL_HSE_Pos) /*!< 0x00030000 */ 4333 #define RCC_CSR_RTCSEL_HSE RCC_CSR_RTCSEL_HSE_Msk /*!< HSE oscillator clock used as RTC clock */ 4334 4335 #define RCC_CSR_RTCEN_Pos (18U) 4336 #define RCC_CSR_RTCEN_Msk (0x1UL << RCC_CSR_RTCEN_Pos) /*!< 0x00040000 */ 4337 #define RCC_CSR_RTCEN RCC_CSR_RTCEN_Msk /*!< RTC clock enable */ 4338 #define RCC_CSR_RTCRST_Pos (19U) 4339 #define RCC_CSR_RTCRST_Msk (0x1UL << RCC_CSR_RTCRST_Pos) /*!< 0x00080000 */ 4340 #define RCC_CSR_RTCRST RCC_CSR_RTCRST_Msk /*!< RTC software reset */ 4341 4342 #define RCC_CSR_RMVF_Pos (23U) 4343 #define RCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos) /*!< 0x00800000 */ 4344 #define RCC_CSR_RMVF RCC_CSR_RMVF_Msk /*!< Remove reset flag */ 4345 #define RCC_CSR_FWRSTF_Pos (24U) 4346 #define RCC_CSR_FWRSTF_Msk (0x1UL << RCC_CSR_FWRSTF_Pos) /*!< 0x01000000 */ 4347 #define RCC_CSR_FWRSTF RCC_CSR_FWRSTF_Msk /*!< Mifare Firewall reset flag */ 4348 #define RCC_CSR_OBLRSTF_Pos (25U) 4349 #define RCC_CSR_OBLRSTF_Msk (0x1UL << RCC_CSR_OBLRSTF_Pos) /*!< 0x02000000 */ 4350 #define RCC_CSR_OBLRSTF RCC_CSR_OBLRSTF_Msk /*!< OBL reset flag */ 4351 #define RCC_CSR_PINRSTF_Pos (26U) 4352 #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */ 4353 #define RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk /*!< PIN reset flag */ 4354 #define RCC_CSR_PORRSTF_Pos (27U) 4355 #define RCC_CSR_PORRSTF_Msk (0x1UL << RCC_CSR_PORRSTF_Pos) /*!< 0x08000000 */ 4356 #define RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk /*!< POR/PDR reset flag */ 4357 #define RCC_CSR_SFTRSTF_Pos (28U) 4358 #define RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos) /*!< 0x10000000 */ 4359 #define RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk /*!< Software Reset flag */ 4360 #define RCC_CSR_IWDGRSTF_Pos (29U) 4361 #define RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos) /*!< 0x20000000 */ 4362 #define RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk /*!< Independent Watchdog reset flag */ 4363 #define RCC_CSR_WWDGRSTF_Pos (30U) 4364 #define RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos) /*!< 0x40000000 */ 4365 #define RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk /*!< Window watchdog reset flag */ 4366 #define RCC_CSR_LPWRRSTF_Pos (31U) 4367 #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */ 4368 #define RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk /*!< Low-Power reset flag */ 4369 4370 /* Reference defines */ 4371 #define RCC_CSR_OBL RCC_CSR_OBLRSTF /*!< OBL reset flag */ 4372 4373 4374 /******************************************************************************/ 4375 /* */ 4376 /* RNG */ 4377 /* */ 4378 /******************************************************************************/ 4379 /******************** Bits definition for RNG_CR register *******************/ 4380 #define RNG_CR_RNGEN_Pos (2U) 4381 #define RNG_CR_RNGEN_Msk (0x1UL << RNG_CR_RNGEN_Pos) /*!< 0x00000004 */ 4382 #define RNG_CR_RNGEN RNG_CR_RNGEN_Msk 4383 #define RNG_CR_IE_Pos (3U) 4384 #define RNG_CR_IE_Msk (0x1UL << RNG_CR_IE_Pos) /*!< 0x00000008 */ 4385 #define RNG_CR_IE RNG_CR_IE_Msk 4386 4387 /******************** Bits definition for RNG_SR register *******************/ 4388 #define RNG_SR_DRDY_Pos (0U) 4389 #define RNG_SR_DRDY_Msk (0x1UL << RNG_SR_DRDY_Pos) /*!< 0x00000001 */ 4390 #define RNG_SR_DRDY RNG_SR_DRDY_Msk 4391 #define RNG_SR_CECS_Pos (1U) 4392 #define RNG_SR_CECS_Msk (0x1UL << RNG_SR_CECS_Pos) /*!< 0x00000002 */ 4393 #define RNG_SR_CECS RNG_SR_CECS_Msk 4394 #define RNG_SR_SECS_Pos (2U) 4395 #define RNG_SR_SECS_Msk (0x1UL << RNG_SR_SECS_Pos) /*!< 0x00000004 */ 4396 #define RNG_SR_SECS RNG_SR_SECS_Msk 4397 #define RNG_SR_CEIS_Pos (5U) 4398 #define RNG_SR_CEIS_Msk (0x1UL << RNG_SR_CEIS_Pos) /*!< 0x00000020 */ 4399 #define RNG_SR_CEIS RNG_SR_CEIS_Msk 4400 #define RNG_SR_SEIS_Pos (6U) 4401 #define RNG_SR_SEIS_Msk (0x1UL << RNG_SR_SEIS_Pos) /*!< 0x00000040 */ 4402 #define RNG_SR_SEIS RNG_SR_SEIS_Msk 4403 4404 /******************************************************************************/ 4405 /* */ 4406 /* Real-Time Clock (RTC) */ 4407 /* */ 4408 /******************************************************************************/ 4409 /* 4410 * @brief Specific device feature definitions 4411 */ 4412 #define RTC_TAMPER1_SUPPORT 4413 #define RTC_TAMPER2_SUPPORT 4414 #define RTC_WAKEUP_SUPPORT 4415 #define RTC_BACKUP_SUPPORT 4416 4417 /******************** Bits definition for RTC_TR register *******************/ 4418 #define RTC_TR_PM_Pos (22U) 4419 #define RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos) /*!< 0x00400000 */ 4420 #define RTC_TR_PM RTC_TR_PM_Msk /*!< */ 4421 #define RTC_TR_HT_Pos (20U) 4422 #define RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos) /*!< 0x00300000 */ 4423 #define RTC_TR_HT RTC_TR_HT_Msk /*!< */ 4424 #define RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos) /*!< 0x00100000 */ 4425 #define RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos) /*!< 0x00200000 */ 4426 #define RTC_TR_HU_Pos (16U) 4427 #define RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos) /*!< 0x000F0000 */ 4428 #define RTC_TR_HU RTC_TR_HU_Msk /*!< */ 4429 #define RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos) /*!< 0x00010000 */ 4430 #define RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos) /*!< 0x00020000 */ 4431 #define RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos) /*!< 0x00040000 */ 4432 #define RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos) /*!< 0x00080000 */ 4433 #define RTC_TR_MNT_Pos (12U) 4434 #define RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos) /*!< 0x00007000 */ 4435 #define RTC_TR_MNT RTC_TR_MNT_Msk /*!< */ 4436 #define RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos) /*!< 0x00001000 */ 4437 #define RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos) /*!< 0x00002000 */ 4438 #define RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos) /*!< 0x00004000 */ 4439 #define RTC_TR_MNU_Pos (8U) 4440 #define RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos) /*!< 0x00000F00 */ 4441 #define RTC_TR_MNU RTC_TR_MNU_Msk /*!< */ 4442 #define RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos) /*!< 0x00000100 */ 4443 #define RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos) /*!< 0x00000200 */ 4444 #define RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos) /*!< 0x00000400 */ 4445 #define RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos) /*!< 0x00000800 */ 4446 #define RTC_TR_ST_Pos (4U) 4447 #define RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos) /*!< 0x00000070 */ 4448 #define RTC_TR_ST RTC_TR_ST_Msk /*!< */ 4449 #define RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos) /*!< 0x00000010 */ 4450 #define RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos) /*!< 0x00000020 */ 4451 #define RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos) /*!< 0x00000040 */ 4452 #define RTC_TR_SU_Pos (0U) 4453 #define RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos) /*!< 0x0000000F */ 4454 #define RTC_TR_SU RTC_TR_SU_Msk /*!< */ 4455 #define RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos) /*!< 0x00000001 */ 4456 #define RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos) /*!< 0x00000002 */ 4457 #define RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos) /*!< 0x00000004 */ 4458 #define RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos) /*!< 0x00000008 */ 4459 4460 /******************** Bits definition for RTC_DR register *******************/ 4461 #define RTC_DR_YT_Pos (20U) 4462 #define RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos) /*!< 0x00F00000 */ 4463 #define RTC_DR_YT RTC_DR_YT_Msk /*!< */ 4464 #define RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos) /*!< 0x00100000 */ 4465 #define RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos) /*!< 0x00200000 */ 4466 #define RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos) /*!< 0x00400000 */ 4467 #define RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos) /*!< 0x00800000 */ 4468 #define RTC_DR_YU_Pos (16U) 4469 #define RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos) /*!< 0x000F0000 */ 4470 #define RTC_DR_YU RTC_DR_YU_Msk /*!< */ 4471 #define RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos) /*!< 0x00010000 */ 4472 #define RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos) /*!< 0x00020000 */ 4473 #define RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos) /*!< 0x00040000 */ 4474 #define RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos) /*!< 0x00080000 */ 4475 #define RTC_DR_WDU_Pos (13U) 4476 #define RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos) /*!< 0x0000E000 */ 4477 #define RTC_DR_WDU RTC_DR_WDU_Msk /*!< */ 4478 #define RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos) /*!< 0x00002000 */ 4479 #define RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos) /*!< 0x00004000 */ 4480 #define RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos) /*!< 0x00008000 */ 4481 #define RTC_DR_MT_Pos (12U) 4482 #define RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos) /*!< 0x00001000 */ 4483 #define RTC_DR_MT RTC_DR_MT_Msk /*!< */ 4484 #define RTC_DR_MU_Pos (8U) 4485 #define RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos) /*!< 0x00000F00 */ 4486 #define RTC_DR_MU RTC_DR_MU_Msk /*!< */ 4487 #define RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos) /*!< 0x00000100 */ 4488 #define RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos) /*!< 0x00000200 */ 4489 #define RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos) /*!< 0x00000400 */ 4490 #define RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos) /*!< 0x00000800 */ 4491 #define RTC_DR_DT_Pos (4U) 4492 #define RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos) /*!< 0x00000030 */ 4493 #define RTC_DR_DT RTC_DR_DT_Msk /*!< */ 4494 #define RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos) /*!< 0x00000010 */ 4495 #define RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos) /*!< 0x00000020 */ 4496 #define RTC_DR_DU_Pos (0U) 4497 #define RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos) /*!< 0x0000000F */ 4498 #define RTC_DR_DU RTC_DR_DU_Msk /*!< */ 4499 #define RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos) /*!< 0x00000001 */ 4500 #define RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos) /*!< 0x00000002 */ 4501 #define RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos) /*!< 0x00000004 */ 4502 #define RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos) /*!< 0x00000008 */ 4503 4504 /******************** Bits definition for RTC_CR register *******************/ 4505 #define RTC_CR_COE_Pos (23U) 4506 #define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) /*!< 0x00800000 */ 4507 #define RTC_CR_COE RTC_CR_COE_Msk /*!< */ 4508 #define RTC_CR_OSEL_Pos (21U) 4509 #define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) /*!< 0x00600000 */ 4510 #define RTC_CR_OSEL RTC_CR_OSEL_Msk /*!< */ 4511 #define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) /*!< 0x00200000 */ 4512 #define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) /*!< 0x00400000 */ 4513 #define RTC_CR_POL_Pos (20U) 4514 #define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) /*!< 0x00100000 */ 4515 #define RTC_CR_POL RTC_CR_POL_Msk /*!< */ 4516 #define RTC_CR_COSEL_Pos (19U) 4517 #define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) /*!< 0x00080000 */ 4518 #define RTC_CR_COSEL RTC_CR_COSEL_Msk /*!< */ 4519 #define RTC_CR_BKP_Pos (18U) 4520 #define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) /*!< 0x00040000 */ 4521 #define RTC_CR_BKP RTC_CR_BKP_Msk /*!< */ 4522 #define RTC_CR_SUB1H_Pos (17U) 4523 #define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */ 4524 #define RTC_CR_SUB1H RTC_CR_SUB1H_Msk /*!< */ 4525 #define RTC_CR_ADD1H_Pos (16U) 4526 #define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */ 4527 #define RTC_CR_ADD1H RTC_CR_ADD1H_Msk /*!< */ 4528 #define RTC_CR_TSIE_Pos (15U) 4529 #define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) /*!< 0x00008000 */ 4530 #define RTC_CR_TSIE RTC_CR_TSIE_Msk /*!< */ 4531 #define RTC_CR_WUTIE_Pos (14U) 4532 #define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */ 4533 #define RTC_CR_WUTIE RTC_CR_WUTIE_Msk /*!< */ 4534 #define RTC_CR_ALRBIE_Pos (13U) 4535 #define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */ 4536 #define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk /*!< */ 4537 #define RTC_CR_ALRAIE_Pos (12U) 4538 #define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */ 4539 #define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk /*!< */ 4540 #define RTC_CR_TSE_Pos (11U) 4541 #define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) /*!< 0x00000800 */ 4542 #define RTC_CR_TSE RTC_CR_TSE_Msk /*!< */ 4543 #define RTC_CR_WUTE_Pos (10U) 4544 #define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) /*!< 0x00000400 */ 4545 #define RTC_CR_WUTE RTC_CR_WUTE_Msk /*!< */ 4546 #define RTC_CR_ALRBE_Pos (9U) 4547 #define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */ 4548 #define RTC_CR_ALRBE RTC_CR_ALRBE_Msk /*!< */ 4549 #define RTC_CR_ALRAE_Pos (8U) 4550 #define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */ 4551 #define RTC_CR_ALRAE RTC_CR_ALRAE_Msk /*!< */ 4552 #define RTC_CR_FMT_Pos (6U) 4553 #define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) /*!< 0x00000040 */ 4554 #define RTC_CR_FMT RTC_CR_FMT_Msk /*!< */ 4555 #define RTC_CR_BYPSHAD_Pos (5U) 4556 #define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */ 4557 #define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk /*!< */ 4558 #define RTC_CR_REFCKON_Pos (4U) 4559 #define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */ 4560 #define RTC_CR_REFCKON RTC_CR_REFCKON_Msk /*!< */ 4561 #define RTC_CR_TSEDGE_Pos (3U) 4562 #define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */ 4563 #define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk /*!< */ 4564 #define RTC_CR_WUCKSEL_Pos (0U) 4565 #define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */ 4566 #define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk /*!< */ 4567 #define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */ 4568 #define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */ 4569 #define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */ 4570 4571 /******************** Bits definition for RTC_ISR register ******************/ 4572 #define RTC_ISR_RECALPF_Pos (16U) 4573 #define RTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos) /*!< 0x00010000 */ 4574 #define RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk /*!< */ 4575 #define RTC_ISR_TAMP2F_Pos (14U) 4576 #define RTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos) /*!< 0x00004000 */ 4577 #define RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk /*!< */ 4578 #define RTC_ISR_TAMP1F_Pos (13U) 4579 #define RTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos) /*!< 0x00002000 */ 4580 #define RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk /*!< */ 4581 #define RTC_ISR_TSOVF_Pos (12U) 4582 #define RTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos) /*!< 0x00001000 */ 4583 #define RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk /*!< */ 4584 #define RTC_ISR_TSF_Pos (11U) 4585 #define RTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos) /*!< 0x00000800 */ 4586 #define RTC_ISR_TSF RTC_ISR_TSF_Msk /*!< */ 4587 #define RTC_ISR_WUTF_Pos (10U) 4588 #define RTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos) /*!< 0x00000400 */ 4589 #define RTC_ISR_WUTF RTC_ISR_WUTF_Msk /*!< */ 4590 #define RTC_ISR_ALRBF_Pos (9U) 4591 #define RTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos) /*!< 0x00000200 */ 4592 #define RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk /*!< */ 4593 #define RTC_ISR_ALRAF_Pos (8U) 4594 #define RTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos) /*!< 0x00000100 */ 4595 #define RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk /*!< */ 4596 #define RTC_ISR_INIT_Pos (7U) 4597 #define RTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos) /*!< 0x00000080 */ 4598 #define RTC_ISR_INIT RTC_ISR_INIT_Msk /*!< */ 4599 #define RTC_ISR_INITF_Pos (6U) 4600 #define RTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos) /*!< 0x00000040 */ 4601 #define RTC_ISR_INITF RTC_ISR_INITF_Msk /*!< */ 4602 #define RTC_ISR_RSF_Pos (5U) 4603 #define RTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos) /*!< 0x00000020 */ 4604 #define RTC_ISR_RSF RTC_ISR_RSF_Msk /*!< */ 4605 #define RTC_ISR_INITS_Pos (4U) 4606 #define RTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos) /*!< 0x00000010 */ 4607 #define RTC_ISR_INITS RTC_ISR_INITS_Msk /*!< */ 4608 #define RTC_ISR_SHPF_Pos (3U) 4609 #define RTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos) /*!< 0x00000008 */ 4610 #define RTC_ISR_SHPF RTC_ISR_SHPF_Msk /*!< */ 4611 #define RTC_ISR_WUTWF_Pos (2U) 4612 #define RTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos) /*!< 0x00000004 */ 4613 #define RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk /*!< */ 4614 #define RTC_ISR_ALRBWF_Pos (1U) 4615 #define RTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos) /*!< 0x00000002 */ 4616 #define RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk /*!< */ 4617 #define RTC_ISR_ALRAWF_Pos (0U) 4618 #define RTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos) /*!< 0x00000001 */ 4619 #define RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk /*!< */ 4620 4621 /******************** Bits definition for RTC_PRER register *****************/ 4622 #define RTC_PRER_PREDIV_A_Pos (16U) 4623 #define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */ 4624 #define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk /*!< */ 4625 #define RTC_PRER_PREDIV_S_Pos (0U) 4626 #define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */ 4627 #define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk /*!< */ 4628 4629 /******************** Bits definition for RTC_WUTR register *****************/ 4630 #define RTC_WUTR_WUT_Pos (0U) 4631 #define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */ 4632 #define RTC_WUTR_WUT RTC_WUTR_WUT_Msk 4633 4634 /******************** Bits definition for RTC_ALRMAR register ***************/ 4635 #define RTC_ALRMAR_MSK4_Pos (31U) 4636 #define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */ 4637 #define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk /*!< */ 4638 #define RTC_ALRMAR_WDSEL_Pos (30U) 4639 #define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */ 4640 #define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk /*!< */ 4641 #define RTC_ALRMAR_DT_Pos (28U) 4642 #define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */ 4643 #define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk /*!< */ 4644 #define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */ 4645 #define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */ 4646 #define RTC_ALRMAR_DU_Pos (24U) 4647 #define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */ 4648 #define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk /*!< */ 4649 #define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */ 4650 #define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */ 4651 #define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */ 4652 #define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */ 4653 #define RTC_ALRMAR_MSK3_Pos (23U) 4654 #define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */ 4655 #define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk /*!< */ 4656 #define RTC_ALRMAR_PM_Pos (22U) 4657 #define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */ 4658 #define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk /*!< */ 4659 #define RTC_ALRMAR_HT_Pos (20U) 4660 #define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */ 4661 #define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk /*!< */ 4662 #define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */ 4663 #define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */ 4664 #define RTC_ALRMAR_HU_Pos (16U) 4665 #define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */ 4666 #define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk /*!< */ 4667 #define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */ 4668 #define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */ 4669 #define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */ 4670 #define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */ 4671 #define RTC_ALRMAR_MSK2_Pos (15U) 4672 #define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */ 4673 #define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk /*!< */ 4674 #define RTC_ALRMAR_MNT_Pos (12U) 4675 #define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */ 4676 #define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk /*!< */ 4677 #define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */ 4678 #define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */ 4679 #define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */ 4680 #define RTC_ALRMAR_MNU_Pos (8U) 4681 #define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */ 4682 #define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk /*!< */ 4683 #define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */ 4684 #define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */ 4685 #define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */ 4686 #define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */ 4687 #define RTC_ALRMAR_MSK1_Pos (7U) 4688 #define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */ 4689 #define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk /*!< */ 4690 #define RTC_ALRMAR_ST_Pos (4U) 4691 #define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */ 4692 #define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk /*!< */ 4693 #define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */ 4694 #define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */ 4695 #define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */ 4696 #define RTC_ALRMAR_SU_Pos (0U) 4697 #define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */ 4698 #define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk /*!< */ 4699 #define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */ 4700 #define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */ 4701 #define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */ 4702 #define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */ 4703 4704 /******************** Bits definition for RTC_ALRMBR register ***************/ 4705 #define RTC_ALRMBR_MSK4_Pos (31U) 4706 #define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */ 4707 #define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk /*!< */ 4708 #define RTC_ALRMBR_WDSEL_Pos (30U) 4709 #define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */ 4710 #define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk /*!< */ 4711 #define RTC_ALRMBR_DT_Pos (28U) 4712 #define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */ 4713 #define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk /*!< */ 4714 #define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */ 4715 #define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */ 4716 #define RTC_ALRMBR_DU_Pos (24U) 4717 #define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */ 4718 #define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk /*!< */ 4719 #define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */ 4720 #define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */ 4721 #define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */ 4722 #define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */ 4723 #define RTC_ALRMBR_MSK3_Pos (23U) 4724 #define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */ 4725 #define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk /*!< */ 4726 #define RTC_ALRMBR_PM_Pos (22U) 4727 #define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */ 4728 #define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk /*!< */ 4729 #define RTC_ALRMBR_HT_Pos (20U) 4730 #define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */ 4731 #define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk /*!< */ 4732 #define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */ 4733 #define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */ 4734 #define RTC_ALRMBR_HU_Pos (16U) 4735 #define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */ 4736 #define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk /*!< */ 4737 #define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */ 4738 #define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */ 4739 #define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */ 4740 #define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */ 4741 #define RTC_ALRMBR_MSK2_Pos (15U) 4742 #define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */ 4743 #define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk /*!< */ 4744 #define RTC_ALRMBR_MNT_Pos (12U) 4745 #define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */ 4746 #define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk /*!< */ 4747 #define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */ 4748 #define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */ 4749 #define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */ 4750 #define RTC_ALRMBR_MNU_Pos (8U) 4751 #define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */ 4752 #define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk /*!< */ 4753 #define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */ 4754 #define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */ 4755 #define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */ 4756 #define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */ 4757 #define RTC_ALRMBR_MSK1_Pos (7U) 4758 #define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */ 4759 #define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk /*!< */ 4760 #define RTC_ALRMBR_ST_Pos (4U) 4761 #define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */ 4762 #define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk /*!< */ 4763 #define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */ 4764 #define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */ 4765 #define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */ 4766 #define RTC_ALRMBR_SU_Pos (0U) 4767 #define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */ 4768 #define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk /*!< */ 4769 #define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */ 4770 #define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */ 4771 #define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */ 4772 #define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */ 4773 4774 /******************** Bits definition for RTC_WPR register ******************/ 4775 #define RTC_WPR_KEY_Pos (0U) 4776 #define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) /*!< 0x000000FF */ 4777 #define RTC_WPR_KEY RTC_WPR_KEY_Msk /*!< */ 4778 4779 /******************** Bits definition for RTC_SSR register ******************/ 4780 #define RTC_SSR_SS_Pos (0U) 4781 #define RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos) /*!< 0x0000FFFF */ 4782 #define RTC_SSR_SS RTC_SSR_SS_Msk /*!< */ 4783 4784 /******************** Bits definition for RTC_SHIFTR register ***************/ 4785 #define RTC_SHIFTR_SUBFS_Pos (0U) 4786 #define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */ 4787 #define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk /*!< */ 4788 #define RTC_SHIFTR_ADD1S_Pos (31U) 4789 #define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */ 4790 #define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk /*!< */ 4791 4792 /******************** Bits definition for RTC_TSTR register *****************/ 4793 #define RTC_TSTR_PM_Pos (22U) 4794 #define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) /*!< 0x00400000 */ 4795 #define RTC_TSTR_PM RTC_TSTR_PM_Msk /*!< */ 4796 #define RTC_TSTR_HT_Pos (20U) 4797 #define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) /*!< 0x00300000 */ 4798 #define RTC_TSTR_HT RTC_TSTR_HT_Msk /*!< */ 4799 #define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) /*!< 0x00100000 */ 4800 #define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) /*!< 0x00200000 */ 4801 #define RTC_TSTR_HU_Pos (16U) 4802 #define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */ 4803 #define RTC_TSTR_HU RTC_TSTR_HU_Msk /*!< */ 4804 #define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) /*!< 0x00010000 */ 4805 #define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) /*!< 0x00020000 */ 4806 #define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) /*!< 0x00040000 */ 4807 #define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) /*!< 0x00080000 */ 4808 #define RTC_TSTR_MNT_Pos (12U) 4809 #define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */ 4810 #define RTC_TSTR_MNT RTC_TSTR_MNT_Msk /*!< */ 4811 #define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */ 4812 #define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */ 4813 #define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */ 4814 #define RTC_TSTR_MNU_Pos (8U) 4815 #define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */ 4816 #define RTC_TSTR_MNU RTC_TSTR_MNU_Msk /*!< */ 4817 #define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */ 4818 #define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */ 4819 #define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */ 4820 #define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */ 4821 #define RTC_TSTR_ST_Pos (4U) 4822 #define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) /*!< 0x00000070 */ 4823 #define RTC_TSTR_ST RTC_TSTR_ST_Msk /*!< */ 4824 #define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) /*!< 0x00000010 */ 4825 #define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) /*!< 0x00000020 */ 4826 #define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) /*!< 0x00000040 */ 4827 #define RTC_TSTR_SU_Pos (0U) 4828 #define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) /*!< 0x0000000F */ 4829 #define RTC_TSTR_SU RTC_TSTR_SU_Msk /*!< */ 4830 #define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) /*!< 0x00000001 */ 4831 #define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) /*!< 0x00000002 */ 4832 #define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) /*!< 0x00000004 */ 4833 #define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) /*!< 0x00000008 */ 4834 4835 /******************** Bits definition for RTC_TSDR register *****************/ 4836 #define RTC_TSDR_WDU_Pos (13U) 4837 #define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */ 4838 #define RTC_TSDR_WDU RTC_TSDR_WDU_Msk /*!< */ 4839 #define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */ 4840 #define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */ 4841 #define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */ 4842 #define RTC_TSDR_MT_Pos (12U) 4843 #define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) /*!< 0x00001000 */ 4844 #define RTC_TSDR_MT RTC_TSDR_MT_Msk /*!< */ 4845 #define RTC_TSDR_MU_Pos (8U) 4846 #define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */ 4847 #define RTC_TSDR_MU RTC_TSDR_MU_Msk /*!< */ 4848 #define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) /*!< 0x00000100 */ 4849 #define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) /*!< 0x00000200 */ 4850 #define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) /*!< 0x00000400 */ 4851 #define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) /*!< 0x00000800 */ 4852 #define RTC_TSDR_DT_Pos (4U) 4853 #define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) /*!< 0x00000030 */ 4854 #define RTC_TSDR_DT RTC_TSDR_DT_Msk /*!< */ 4855 #define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) /*!< 0x00000010 */ 4856 #define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) /*!< 0x00000020 */ 4857 #define RTC_TSDR_DU_Pos (0U) 4858 #define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) /*!< 0x0000000F */ 4859 #define RTC_TSDR_DU RTC_TSDR_DU_Msk /*!< */ 4860 #define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) /*!< 0x00000001 */ 4861 #define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) /*!< 0x00000002 */ 4862 #define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) /*!< 0x00000004 */ 4863 #define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) /*!< 0x00000008 */ 4864 4865 /******************** Bits definition for RTC_TSSSR register ****************/ 4866 #define RTC_TSSSR_SS_Pos (0U) 4867 #define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */ 4868 #define RTC_TSSSR_SS RTC_TSSSR_SS_Msk 4869 4870 /******************** Bits definition for RTC_CALR register *****************/ 4871 #define RTC_CALR_CALP_Pos (15U) 4872 #define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) /*!< 0x00008000 */ 4873 #define RTC_CALR_CALP RTC_CALR_CALP_Msk /*!< */ 4874 #define RTC_CALR_CALW8_Pos (14U) 4875 #define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */ 4876 #define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk /*!< */ 4877 #define RTC_CALR_CALW16_Pos (13U) 4878 #define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */ 4879 #define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk /*!< */ 4880 #define RTC_CALR_CALM_Pos (0U) 4881 #define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) /*!< 0x000001FF */ 4882 #define RTC_CALR_CALM RTC_CALR_CALM_Msk /*!< */ 4883 #define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) /*!< 0x00000001 */ 4884 #define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) /*!< 0x00000002 */ 4885 #define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) /*!< 0x00000004 */ 4886 #define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) /*!< 0x00000008 */ 4887 #define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) /*!< 0x00000010 */ 4888 #define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) /*!< 0x00000020 */ 4889 #define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) /*!< 0x00000040 */ 4890 #define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */ 4891 #define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */ 4892 4893 /* Legacy defines */ 4894 #define RTC_CAL_CALP RTC_CALR_CALP 4895 #define RTC_CAL_CALW8 RTC_CALR_CALW8 4896 #define RTC_CAL_CALW16 RTC_CALR_CALW16 4897 #define RTC_CAL_CALM RTC_CALR_CALM 4898 #define RTC_CAL_CALM_0 RTC_CALR_CALM_0 4899 #define RTC_CAL_CALM_1 RTC_CALR_CALM_1 4900 #define RTC_CAL_CALM_2 RTC_CALR_CALM_2 4901 #define RTC_CAL_CALM_3 RTC_CALR_CALM_3 4902 #define RTC_CAL_CALM_4 RTC_CALR_CALM_4 4903 #define RTC_CAL_CALM_5 RTC_CALR_CALM_5 4904 #define RTC_CAL_CALM_6 RTC_CALR_CALM_6 4905 #define RTC_CAL_CALM_7 RTC_CALR_CALM_7 4906 #define RTC_CAL_CALM_8 RTC_CALR_CALM_8 4907 4908 /******************** Bits definition for RTC_TAMPCR register ****************/ 4909 #define RTC_TAMPCR_TAMP2MF_Pos (21U) 4910 #define RTC_TAMPCR_TAMP2MF_Msk (0x1UL << RTC_TAMPCR_TAMP2MF_Pos) /*!< 0x00200000 */ 4911 #define RTC_TAMPCR_TAMP2MF RTC_TAMPCR_TAMP2MF_Msk /*!< */ 4912 #define RTC_TAMPCR_TAMP2NOERASE_Pos (20U) 4913 #define RTC_TAMPCR_TAMP2NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP2NOERASE_Pos) /*!< 0x00100000 */ 4914 #define RTC_TAMPCR_TAMP2NOERASE RTC_TAMPCR_TAMP2NOERASE_Msk /*!< */ 4915 #define RTC_TAMPCR_TAMP2IE_Pos (19U) 4916 #define RTC_TAMPCR_TAMP2IE_Msk (0x1UL << RTC_TAMPCR_TAMP2IE_Pos) /*!< 0x00080000 */ 4917 #define RTC_TAMPCR_TAMP2IE RTC_TAMPCR_TAMP2IE_Msk /*!< */ 4918 #define RTC_TAMPCR_TAMP1MF_Pos (18U) 4919 #define RTC_TAMPCR_TAMP1MF_Msk (0x1UL << RTC_TAMPCR_TAMP1MF_Pos) /*!< 0x00040000 */ 4920 #define RTC_TAMPCR_TAMP1MF RTC_TAMPCR_TAMP1MF_Msk /*!< */ 4921 #define RTC_TAMPCR_TAMP1NOERASE_Pos (17U) 4922 #define RTC_TAMPCR_TAMP1NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP1NOERASE_Pos) /*!< 0x00020000 */ 4923 #define RTC_TAMPCR_TAMP1NOERASE RTC_TAMPCR_TAMP1NOERASE_Msk /*!< */ 4924 #define RTC_TAMPCR_TAMP1IE_Pos (16U) 4925 #define RTC_TAMPCR_TAMP1IE_Msk (0x1UL << RTC_TAMPCR_TAMP1IE_Pos) /*!< 0x00010000 */ 4926 #define RTC_TAMPCR_TAMP1IE RTC_TAMPCR_TAMP1IE_Msk /*!< */ 4927 #define RTC_TAMPCR_TAMPPUDIS_Pos (15U) 4928 #define RTC_TAMPCR_TAMPPUDIS_Msk (0x1UL << RTC_TAMPCR_TAMPPUDIS_Pos) /*!< 0x00008000 */ 4929 #define RTC_TAMPCR_TAMPPUDIS RTC_TAMPCR_TAMPPUDIS_Msk /*!< */ 4930 #define RTC_TAMPCR_TAMPPRCH_Pos (13U) 4931 #define RTC_TAMPCR_TAMPPRCH_Msk (0x3UL << RTC_TAMPCR_TAMPPRCH_Pos) /*!< 0x00006000 */ 4932 #define RTC_TAMPCR_TAMPPRCH RTC_TAMPCR_TAMPPRCH_Msk /*!< */ 4933 #define RTC_TAMPCR_TAMPPRCH_0 (0x1UL << RTC_TAMPCR_TAMPPRCH_Pos) /*!< 0x00002000 */ 4934 #define RTC_TAMPCR_TAMPPRCH_1 (0x2UL << RTC_TAMPCR_TAMPPRCH_Pos) /*!< 0x00004000 */ 4935 #define RTC_TAMPCR_TAMPFLT_Pos (11U) 4936 #define RTC_TAMPCR_TAMPFLT_Msk (0x3UL << RTC_TAMPCR_TAMPFLT_Pos) /*!< 0x00001800 */ 4937 #define RTC_TAMPCR_TAMPFLT RTC_TAMPCR_TAMPFLT_Msk /*!< */ 4938 #define RTC_TAMPCR_TAMPFLT_0 (0x1UL << RTC_TAMPCR_TAMPFLT_Pos) /*!< 0x00000800 */ 4939 #define RTC_TAMPCR_TAMPFLT_1 (0x2UL << RTC_TAMPCR_TAMPFLT_Pos) /*!< 0x00001000 */ 4940 #define RTC_TAMPCR_TAMPFREQ_Pos (8U) 4941 #define RTC_TAMPCR_TAMPFREQ_Msk (0x7UL << RTC_TAMPCR_TAMPFREQ_Pos) /*!< 0x00000700 */ 4942 #define RTC_TAMPCR_TAMPFREQ RTC_TAMPCR_TAMPFREQ_Msk /*!< */ 4943 #define RTC_TAMPCR_TAMPFREQ_0 (0x1UL << RTC_TAMPCR_TAMPFREQ_Pos) /*!< 0x00000100 */ 4944 #define RTC_TAMPCR_TAMPFREQ_1 (0x2UL << RTC_TAMPCR_TAMPFREQ_Pos) /*!< 0x00000200 */ 4945 #define RTC_TAMPCR_TAMPFREQ_2 (0x4UL << RTC_TAMPCR_TAMPFREQ_Pos) /*!< 0x00000400 */ 4946 #define RTC_TAMPCR_TAMPTS_Pos (7U) 4947 #define RTC_TAMPCR_TAMPTS_Msk (0x1UL << RTC_TAMPCR_TAMPTS_Pos) /*!< 0x00000080 */ 4948 #define RTC_TAMPCR_TAMPTS RTC_TAMPCR_TAMPTS_Msk /*!< */ 4949 #define RTC_TAMPCR_TAMP2TRG_Pos (4U) 4950 #define RTC_TAMPCR_TAMP2TRG_Msk (0x1UL << RTC_TAMPCR_TAMP2TRG_Pos) /*!< 0x00000010 */ 4951 #define RTC_TAMPCR_TAMP2TRG RTC_TAMPCR_TAMP2TRG_Msk /*!< */ 4952 #define RTC_TAMPCR_TAMP2E_Pos (3U) 4953 #define RTC_TAMPCR_TAMP2E_Msk (0x1UL << RTC_TAMPCR_TAMP2E_Pos) /*!< 0x00000008 */ 4954 #define RTC_TAMPCR_TAMP2E RTC_TAMPCR_TAMP2E_Msk /*!< */ 4955 #define RTC_TAMPCR_TAMPIE_Pos (2U) 4956 #define RTC_TAMPCR_TAMPIE_Msk (0x1UL << RTC_TAMPCR_TAMPIE_Pos) /*!< 0x00000004 */ 4957 #define RTC_TAMPCR_TAMPIE RTC_TAMPCR_TAMPIE_Msk /*!< */ 4958 #define RTC_TAMPCR_TAMP1TRG_Pos (1U) 4959 #define RTC_TAMPCR_TAMP1TRG_Msk (0x1UL << RTC_TAMPCR_TAMP1TRG_Pos) /*!< 0x00000002 */ 4960 #define RTC_TAMPCR_TAMP1TRG RTC_TAMPCR_TAMP1TRG_Msk /*!< */ 4961 #define RTC_TAMPCR_TAMP1E_Pos (0U) 4962 #define RTC_TAMPCR_TAMP1E_Msk (0x1UL << RTC_TAMPCR_TAMP1E_Pos) /*!< 0x00000001 */ 4963 #define RTC_TAMPCR_TAMP1E RTC_TAMPCR_TAMP1E_Msk /*!< */ 4964 4965 /******************** Bits definition for RTC_ALRMASSR register *************/ 4966 #define RTC_ALRMASSR_MASKSS_Pos (24U) 4967 #define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */ 4968 #define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk 4969 #define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */ 4970 #define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */ 4971 #define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */ 4972 #define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */ 4973 #define RTC_ALRMASSR_SS_Pos (0U) 4974 #define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */ 4975 #define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk 4976 4977 /******************** Bits definition for RTC_ALRMBSSR register *************/ 4978 #define RTC_ALRMBSSR_MASKSS_Pos (24U) 4979 #define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */ 4980 #define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk 4981 #define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */ 4982 #define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */ 4983 #define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */ 4984 #define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */ 4985 #define RTC_ALRMBSSR_SS_Pos (0U) 4986 #define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */ 4987 #define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk 4988 4989 /******************** Bits definition for RTC_OR register ****************/ 4990 #define RTC_OR_OUT_RMP_Pos (1U) 4991 #define RTC_OR_OUT_RMP_Msk (0x1UL << RTC_OR_OUT_RMP_Pos) /*!< 0x00000002 */ 4992 #define RTC_OR_OUT_RMP RTC_OR_OUT_RMP_Msk /*!< */ 4993 #define RTC_OR_ALARMOUTTYPE_Pos (0U) 4994 #define RTC_OR_ALARMOUTTYPE_Msk (0x1UL << RTC_OR_ALARMOUTTYPE_Pos) /*!< 0x00000001 */ 4995 #define RTC_OR_ALARMOUTTYPE RTC_OR_ALARMOUTTYPE_Msk /*!< */ 4996 4997 /* Legacy defines */ 4998 #define RTC_OR_RTC_OUT_RMP RTC_OR_OUT_RMP 4999 5000 /******************** Bits definition for RTC_BKP0R register ****************/ 5001 #define RTC_BKP0R_Pos (0U) 5002 #define RTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos) /*!< 0xFFFFFFFF */ 5003 #define RTC_BKP0R RTC_BKP0R_Msk /*!< */ 5004 5005 /******************** Bits definition for RTC_BKP1R register ****************/ 5006 #define RTC_BKP1R_Pos (0U) 5007 #define RTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos) /*!< 0xFFFFFFFF */ 5008 #define RTC_BKP1R RTC_BKP1R_Msk /*!< */ 5009 5010 /******************** Bits definition for RTC_BKP2R register ****************/ 5011 #define RTC_BKP2R_Pos (0U) 5012 #define RTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos) /*!< 0xFFFFFFFF */ 5013 #define RTC_BKP2R RTC_BKP2R_Msk /*!< */ 5014 5015 /******************** Bits definition for RTC_BKP3R register ****************/ 5016 #define RTC_BKP3R_Pos (0U) 5017 #define RTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos) /*!< 0xFFFFFFFF */ 5018 #define RTC_BKP3R RTC_BKP3R_Msk /*!< */ 5019 5020 /******************** Bits definition for RTC_BKP4R register ****************/ 5021 #define RTC_BKP4R_Pos (0U) 5022 #define RTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos) /*!< 0xFFFFFFFF */ 5023 #define RTC_BKP4R RTC_BKP4R_Msk /*!< */ 5024 5025 /******************** Number of backup registers ******************************/ 5026 #define RTC_BKP_NUMBER (0x00000005U) /*!< */ 5027 5028 /******************************************************************************/ 5029 /* */ 5030 /* Serial Peripheral Interface (SPI) */ 5031 /* */ 5032 /******************************************************************************/ 5033 5034 /* 5035 * @brief Specific device feature definitions (not present on all devices in the STM32L0 family) 5036 */ 5037 #define SPI_I2S_SUPPORT /*!< I2S support */ 5038 5039 /******************* Bit definition for SPI_CR1 register ********************/ 5040 #define SPI_CR1_CPHA_Pos (0U) 5041 #define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */ 5042 #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */ 5043 #define SPI_CR1_CPOL_Pos (1U) 5044 #define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */ 5045 #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!< Clock Polarity */ 5046 #define SPI_CR1_MSTR_Pos (2U) 5047 #define SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos) /*!< 0x00000004 */ 5048 #define SPI_CR1_MSTR SPI_CR1_MSTR_Msk /*!< Master Selection */ 5049 #define SPI_CR1_BR_Pos (3U) 5050 #define SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos) /*!< 0x00000038 */ 5051 #define SPI_CR1_BR SPI_CR1_BR_Msk /*!< BR[2:0] bits (Baud Rate Control) */ 5052 #define SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos) /*!< 0x00000008 */ 5053 #define SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos) /*!< 0x00000010 */ 5054 #define SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos) /*!< 0x00000020 */ 5055 #define SPI_CR1_SPE_Pos (6U) 5056 #define SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos) /*!< 0x00000040 */ 5057 #define SPI_CR1_SPE SPI_CR1_SPE_Msk /*!< SPI Enable */ 5058 #define SPI_CR1_LSBFIRST_Pos (7U) 5059 #define SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos) /*!< 0x00000080 */ 5060 #define SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk /*!< Frame Format */ 5061 #define SPI_CR1_SSI_Pos (8U) 5062 #define SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos) /*!< 0x00000100 */ 5063 #define SPI_CR1_SSI SPI_CR1_SSI_Msk /*!< Internal slave select */ 5064 #define SPI_CR1_SSM_Pos (9U) 5065 #define SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos) /*!< 0x00000200 */ 5066 #define SPI_CR1_SSM SPI_CR1_SSM_Msk /*!< Software slave management */ 5067 #define SPI_CR1_RXONLY_Pos (10U) 5068 #define SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos) /*!< 0x00000400 */ 5069 #define SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk /*!< Receive only */ 5070 #define SPI_CR1_DFF_Pos (11U) 5071 #define SPI_CR1_DFF_Msk (0x1UL << SPI_CR1_DFF_Pos) /*!< 0x00000800 */ 5072 #define SPI_CR1_DFF SPI_CR1_DFF_Msk /*!< Data Frame Format */ 5073 #define SPI_CR1_CRCNEXT_Pos (12U) 5074 #define SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos) /*!< 0x00001000 */ 5075 #define SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk /*!< Transmit CRC next */ 5076 #define SPI_CR1_CRCEN_Pos (13U) 5077 #define SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos) /*!< 0x00002000 */ 5078 #define SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk /*!< Hardware CRC calculation enable */ 5079 #define SPI_CR1_BIDIOE_Pos (14U) 5080 #define SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos) /*!< 0x00004000 */ 5081 #define SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk /*!< Output enable in bidirectional mode */ 5082 #define SPI_CR1_BIDIMODE_Pos (15U) 5083 #define SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos) /*!< 0x00008000 */ 5084 #define SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk /*!< Bidirectional data mode enable */ 5085 5086 /******************* Bit definition for SPI_CR2 register ********************/ 5087 #define SPI_CR2_RXDMAEN_Pos (0U) 5088 #define SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos) /*!< 0x00000001 */ 5089 #define SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk /*!< Rx Buffer DMA Enable */ 5090 #define SPI_CR2_TXDMAEN_Pos (1U) 5091 #define SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos) /*!< 0x00000002 */ 5092 #define SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk /*!< Tx Buffer DMA Enable */ 5093 #define SPI_CR2_SSOE_Pos (2U) 5094 #define SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos) /*!< 0x00000004 */ 5095 #define SPI_CR2_SSOE SPI_CR2_SSOE_Msk /*!< SS Output Enable */ 5096 #define SPI_CR2_FRF_Pos (4U) 5097 #define SPI_CR2_FRF_Msk (0x1UL << SPI_CR2_FRF_Pos) /*!< 0x00000010 */ 5098 #define SPI_CR2_FRF SPI_CR2_FRF_Msk /*!< Frame Format Enable */ 5099 #define SPI_CR2_ERRIE_Pos (5U) 5100 #define SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos) /*!< 0x00000020 */ 5101 #define SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk /*!< Error Interrupt Enable */ 5102 #define SPI_CR2_RXNEIE_Pos (6U) 5103 #define SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos) /*!< 0x00000040 */ 5104 #define SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk /*!< RX buffer Not Empty Interrupt Enable */ 5105 #define SPI_CR2_TXEIE_Pos (7U) 5106 #define SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos) /*!< 0x00000080 */ 5107 #define SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk /*!< Tx buffer Empty Interrupt Enable */ 5108 5109 /******************** Bit definition for SPI_SR register ********************/ 5110 #define SPI_SR_RXNE_Pos (0U) 5111 #define SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos) /*!< 0x00000001 */ 5112 #define SPI_SR_RXNE SPI_SR_RXNE_Msk /*!< Receive buffer Not Empty */ 5113 #define SPI_SR_TXE_Pos (1U) 5114 #define SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos) /*!< 0x00000002 */ 5115 #define SPI_SR_TXE SPI_SR_TXE_Msk /*!< Transmit buffer Empty */ 5116 #define SPI_SR_CHSIDE_Pos (2U) 5117 #define SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos) /*!< 0x00000004 */ 5118 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ 5119 #define SPI_SR_UDR_Pos (3U) 5120 #define SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos) /*!< 0x00000008 */ 5121 #define SPI_SR_UDR SPI_SR_UDR_Msk /*!< Underrun flag */ 5122 #define SPI_SR_CRCERR_Pos (4U) 5123 #define SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos) /*!< 0x00000010 */ 5124 #define SPI_SR_CRCERR SPI_SR_CRCERR_Msk /*!< CRC Error flag */ 5125 #define SPI_SR_MODF_Pos (5U) 5126 #define SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos) /*!< 0x00000020 */ 5127 #define SPI_SR_MODF SPI_SR_MODF_Msk /*!< Mode fault */ 5128 #define SPI_SR_OVR_Pos (6U) 5129 #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */ 5130 #define SPI_SR_OVR SPI_SR_OVR_Msk /*!< Overrun flag */ 5131 #define SPI_SR_BSY_Pos (7U) 5132 #define SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos) /*!< 0x00000080 */ 5133 #define SPI_SR_BSY SPI_SR_BSY_Msk /*!< Busy flag */ 5134 #define SPI_SR_FRE_Pos (8U) 5135 #define SPI_SR_FRE_Msk (0x1UL << SPI_SR_FRE_Pos) /*!< 0x00000100 */ 5136 #define SPI_SR_FRE SPI_SR_FRE_Msk /*!< TI frame format error */ 5137 5138 /******************** Bit definition for SPI_DR register ********************/ 5139 #define SPI_DR_DR_Pos (0U) 5140 #define SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos) /*!< 0x0000FFFF */ 5141 #define SPI_DR_DR SPI_DR_DR_Msk /*!< Data Register */ 5142 5143 /******************* Bit definition for SPI_CRCPR register ******************/ 5144 #define SPI_CRCPR_CRCPOLY_Pos (0U) 5145 #define SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos) /*!< 0x0000FFFF */ 5146 #define SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk /*!< CRC polynomial register */ 5147 5148 /****************** Bit definition for SPI_RXCRCR register ******************/ 5149 #define SPI_RXCRCR_RXCRC_Pos (0U) 5150 #define SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos) /*!< 0x0000FFFF */ 5151 #define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk /*!< Rx CRC Register */ 5152 5153 /****************** Bit definition for SPI_TXCRCR register ******************/ 5154 #define SPI_TXCRCR_TXCRC_Pos (0U) 5155 #define SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos) /*!< 0x0000FFFF */ 5156 #define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk /*!< Tx CRC Register */ 5157 5158 /****************** Bit definition for SPI_I2SCFGR register *****************/ 5159 #define SPI_I2SCFGR_CHLEN_Pos (0U) 5160 #define SPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos) /*!< 0x00000001 */ 5161 #define SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk /*!<Channel length (number of bits per audio channel) */ 5162 #define SPI_I2SCFGR_DATLEN_Pos (1U) 5163 #define SPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000006 */ 5164 #define SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk /*!<DATLEN[1:0] bits (Data length to be transferred) */ 5165 #define SPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000002 */ 5166 #define SPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000004 */ 5167 #define SPI_I2SCFGR_CKPOL_Pos (3U) 5168 #define SPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos) /*!< 0x00000008 */ 5169 #define SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk /*!<steady state clock polarity */ 5170 #define SPI_I2SCFGR_I2SSTD_Pos (4U) 5171 #define SPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000030 */ 5172 #define SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk /*!<I2SSTD[1:0] bits (I2S standard selection) */ 5173 #define SPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000010 */ 5174 #define SPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000020 */ 5175 #define SPI_I2SCFGR_PCMSYNC_Pos (7U) 5176 #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */ 5177 #define SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk /*!<PCM frame synchronization */ 5178 #define SPI_I2SCFGR_I2SCFG_Pos (8U) 5179 #define SPI_I2SCFGR_I2SCFG_Msk (0x3UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000300 */ 5180 #define SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk /*!<I2SCFG[1:0] bits (I2S configuration mode) */ 5181 #define SPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000100 */ 5182 #define SPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000200 */ 5183 #define SPI_I2SCFGR_I2SE_Pos (10U) 5184 #define SPI_I2SCFGR_I2SE_Msk (0x1UL << SPI_I2SCFGR_I2SE_Pos) /*!< 0x00000400 */ 5185 #define SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk /*!<I2S Enable */ 5186 #define SPI_I2SCFGR_I2SMOD_Pos (11U) 5187 #define SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos) /*!< 0x00000800 */ 5188 #define SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk /*!<I2S mode selection */ 5189 /****************** Bit definition for SPI_I2SPR register *******************/ 5190 #define SPI_I2SPR_I2SDIV_Pos (0U) 5191 #define SPI_I2SPR_I2SDIV_Msk (0xFFUL << SPI_I2SPR_I2SDIV_Pos) /*!< 0x000000FF */ 5192 #define SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk /*!<I2S Linear prescaler */ 5193 #define SPI_I2SPR_ODD_Pos (8U) 5194 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */ 5195 #define SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk /*!<Odd factor for the prescaler */ 5196 #define SPI_I2SPR_MCKOE_Pos (9U) 5197 #define SPI_I2SPR_MCKOE_Msk (0x1UL << SPI_I2SPR_MCKOE_Pos) /*!< 0x00000200 */ 5198 #define SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk /*!<Master Clock Output Enable */ 5199 5200 /******************************************************************************/ 5201 /* */ 5202 /* System Configuration (SYSCFG) */ 5203 /* */ 5204 /******************************************************************************/ 5205 /***************** Bit definition for SYSCFG_CFGR1 register ****************/ 5206 #define SYSCFG_CFGR1_MEM_MODE_Pos (0U) 5207 #define SYSCFG_CFGR1_MEM_MODE_Msk (0x3UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000003 */ 5208 #define SYSCFG_CFGR1_MEM_MODE SYSCFG_CFGR1_MEM_MODE_Msk /*!< SYSCFG_Memory Remap Config */ 5209 #define SYSCFG_CFGR1_MEM_MODE_0 (0x1UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000001 */ 5210 #define SYSCFG_CFGR1_MEM_MODE_1 (0x2UL << SYSCFG_CFGR1_MEM_MODE_Pos) /*!< 0x00000002 */ 5211 #define SYSCFG_CFGR1_BOOT_MODE_Pos (8U) 5212 #define SYSCFG_CFGR1_BOOT_MODE_Msk (0x3UL << SYSCFG_CFGR1_BOOT_MODE_Pos) /*!< 0x00000300 */ 5213 #define SYSCFG_CFGR1_BOOT_MODE SYSCFG_CFGR1_BOOT_MODE_Msk /*!< SYSCFG_Boot mode Config */ 5214 #define SYSCFG_CFGR1_BOOT_MODE_0 (0x1UL << SYSCFG_CFGR1_BOOT_MODE_Pos) /*!< 0x00000100 */ 5215 #define SYSCFG_CFGR1_BOOT_MODE_1 (0x2UL << SYSCFG_CFGR1_BOOT_MODE_Pos) /*!< 0x00000200 */ 5216 5217 /***************** Bit definition for SYSCFG_CFGR2 register ****************/ 5218 #define SYSCFG_CFGR2_FWDISEN_Pos (0U) 5219 #define SYSCFG_CFGR2_FWDISEN_Msk (0x1UL << SYSCFG_CFGR2_FWDISEN_Pos) /*!< 0x00000001 */ 5220 #define SYSCFG_CFGR2_FWDISEN SYSCFG_CFGR2_FWDISEN_Msk /*!< Firewall disable bit */ 5221 #define SYSCFG_CFGR2_I2C_PB6_FMP_Pos (8U) 5222 #define SYSCFG_CFGR2_I2C_PB6_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C_PB6_FMP_Pos) /*!< 0x00000100 */ 5223 #define SYSCFG_CFGR2_I2C_PB6_FMP SYSCFG_CFGR2_I2C_PB6_FMP_Msk /*!< I2C PB6 Fast mode plus */ 5224 #define SYSCFG_CFGR2_I2C_PB7_FMP_Pos (9U) 5225 #define SYSCFG_CFGR2_I2C_PB7_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C_PB7_FMP_Pos) /*!< 0x00000200 */ 5226 #define SYSCFG_CFGR2_I2C_PB7_FMP SYSCFG_CFGR2_I2C_PB7_FMP_Msk /*!< I2C PB7 Fast mode plus */ 5227 #define SYSCFG_CFGR2_I2C_PB8_FMP_Pos (10U) 5228 #define SYSCFG_CFGR2_I2C_PB8_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C_PB8_FMP_Pos) /*!< 0x00000400 */ 5229 #define SYSCFG_CFGR2_I2C_PB8_FMP SYSCFG_CFGR2_I2C_PB8_FMP_Msk /*!< I2C PB8 Fast mode plus */ 5230 #define SYSCFG_CFGR2_I2C_PB9_FMP_Pos (11U) 5231 #define SYSCFG_CFGR2_I2C_PB9_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C_PB9_FMP_Pos) /*!< 0x00000800 */ 5232 #define SYSCFG_CFGR2_I2C_PB9_FMP SYSCFG_CFGR2_I2C_PB9_FMP_Msk /*!< I2C PB9 Fast mode plus */ 5233 #define SYSCFG_CFGR2_I2C1_FMP_Pos (12U) 5234 #define SYSCFG_CFGR2_I2C1_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C1_FMP_Pos) /*!< 0x00001000 */ 5235 #define SYSCFG_CFGR2_I2C1_FMP SYSCFG_CFGR2_I2C1_FMP_Msk /*!< I2C1 Fast mode plus */ 5236 #define SYSCFG_CFGR2_I2C2_FMP_Pos (13U) 5237 #define SYSCFG_CFGR2_I2C2_FMP_Msk (0x1UL << SYSCFG_CFGR2_I2C2_FMP_Pos) /*!< 0x00002000 */ 5238 #define SYSCFG_CFGR2_I2C2_FMP SYSCFG_CFGR2_I2C2_FMP_Msk /*!< I2C2 Fast mode plus */ 5239 5240 /***************** Bit definition for SYSCFG_EXTICR1 register ***************/ 5241 #define SYSCFG_EXTICR1_EXTI0_Pos (0U) 5242 #define SYSCFG_EXTICR1_EXTI0_Msk (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos) /*!< 0x0000000F */ 5243 #define SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk /*!< EXTI 0 configuration */ 5244 #define SYSCFG_EXTICR1_EXTI1_Pos (4U) 5245 #define SYSCFG_EXTICR1_EXTI1_Msk (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos) /*!< 0x000000F0 */ 5246 #define SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk /*!< EXTI 1 configuration */ 5247 #define SYSCFG_EXTICR1_EXTI2_Pos (8U) 5248 #define SYSCFG_EXTICR1_EXTI2_Msk (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos) /*!< 0x00000F00 */ 5249 #define SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk /*!< EXTI 2 configuration */ 5250 #define SYSCFG_EXTICR1_EXTI3_Pos (12U) 5251 #define SYSCFG_EXTICR1_EXTI3_Msk (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos) /*!< 0x0000F000 */ 5252 #define SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk /*!< EXTI 3 configuration */ 5253 5254 /** 5255 * @brief EXTI0 configuration 5256 */ 5257 #define SYSCFG_EXTICR1_EXTI0_PA (0x00000000U) /*!< PA[0] pin */ 5258 #define SYSCFG_EXTICR1_EXTI0_PB (0x00000001U) /*!< PB[0] pin */ 5259 #define SYSCFG_EXTICR1_EXTI0_PC (0x00000002U) /*!< PC[0] pin */ 5260 #define SYSCFG_EXTICR1_EXTI0_PH (0x00000005U) /*!< PH[0] pin */ 5261 5262 /** 5263 * @brief EXTI1 configuration 5264 */ 5265 #define SYSCFG_EXTICR1_EXTI1_PA (0x00000000U) /*!< PA[1] pin */ 5266 #define SYSCFG_EXTICR1_EXTI1_PB (0x00000010U) /*!< PB[1] pin */ 5267 #define SYSCFG_EXTICR1_EXTI1_PC (0x00000020U) /*!< PC[1] pin */ 5268 #define SYSCFG_EXTICR1_EXTI1_PH (0x00000050U) /*!< PH[1] pin */ 5269 5270 /** 5271 * @brief EXTI2 configuration 5272 */ 5273 #define SYSCFG_EXTICR1_EXTI2_PA (0x00000000U) /*!< PA[2] pin */ 5274 #define SYSCFG_EXTICR1_EXTI2_PB (0x00000100U) /*!< PB[2] pin */ 5275 #define SYSCFG_EXTICR1_EXTI2_PC (0x00000200U) /*!< PC[2] pin */ 5276 #define SYSCFG_EXTICR1_EXTI2_PD (0x00000300U) /*!< PD[2] pin */ 5277 5278 /** 5279 * @brief EXTI3 configuration 5280 */ 5281 #define SYSCFG_EXTICR1_EXTI3_PA (0x00000000U) /*!< PA[3] pin */ 5282 #define SYSCFG_EXTICR1_EXTI3_PB (0x00001000U) /*!< PB[3] pin */ 5283 #define SYSCFG_EXTICR1_EXTI3_PC (0x00002000U) /*!< PC[3] pin */ 5284 5285 /***************** Bit definition for SYSCFG_EXTICR2 register *****************/ 5286 #define SYSCFG_EXTICR2_EXTI4_Pos (0U) 5287 #define SYSCFG_EXTICR2_EXTI4_Msk (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos) /*!< 0x0000000F */ 5288 #define SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk /*!< EXTI 4 configuration */ 5289 #define SYSCFG_EXTICR2_EXTI5_Pos (4U) 5290 #define SYSCFG_EXTICR2_EXTI5_Msk (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos) /*!< 0x000000F0 */ 5291 #define SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk /*!< EXTI 5 configuration */ 5292 #define SYSCFG_EXTICR2_EXTI6_Pos (8U) 5293 #define SYSCFG_EXTICR2_EXTI6_Msk (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos) /*!< 0x00000F00 */ 5294 #define SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk /*!< EXTI 6 configuration */ 5295 #define SYSCFG_EXTICR2_EXTI7_Pos (12U) 5296 #define SYSCFG_EXTICR2_EXTI7_Msk (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos) /*!< 0x0000F000 */ 5297 #define SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk /*!< EXTI 7 configuration */ 5298 5299 /** 5300 * @brief EXTI4 configuration 5301 */ 5302 #define SYSCFG_EXTICR2_EXTI4_PA (0x00000000U) /*!< PA[4] pin */ 5303 #define SYSCFG_EXTICR2_EXTI4_PB (0x00000001U) /*!< PB[4] pin */ 5304 #define SYSCFG_EXTICR2_EXTI4_PC (0x00000002U) /*!< PC[4] pin */ 5305 5306 /** 5307 * @brief EXTI5 configuration 5308 */ 5309 #define SYSCFG_EXTICR2_EXTI5_PA (0x00000000U) /*!< PA[5] pin */ 5310 #define SYSCFG_EXTICR2_EXTI5_PB (0x00000010U) /*!< PB[5] pin */ 5311 #define SYSCFG_EXTICR2_EXTI5_PC (0x00000020U) /*!< PC[5] pin */ 5312 5313 /** 5314 * @brief EXTI6 configuration 5315 */ 5316 #define SYSCFG_EXTICR2_EXTI6_PA (0x00000000U) /*!< PA[6] pin */ 5317 #define SYSCFG_EXTICR2_EXTI6_PB (0x00000100U) /*!< PB[6] pin */ 5318 #define SYSCFG_EXTICR2_EXTI6_PC (0x00000200U) /*!< PC[6] pin */ 5319 5320 /** 5321 * @brief EXTI7 configuration 5322 */ 5323 #define SYSCFG_EXTICR2_EXTI7_PA (0x00000000U) /*!< PA[7] pin */ 5324 #define SYSCFG_EXTICR2_EXTI7_PB (0x00001000U) /*!< PB[7] pin */ 5325 #define SYSCFG_EXTICR2_EXTI7_PC (0x00002000U) /*!< PC[7] pin */ 5326 5327 /***************** Bit definition for SYSCFG_EXTICR3 register *****************/ 5328 #define SYSCFG_EXTICR3_EXTI8_Pos (0U) 5329 #define SYSCFG_EXTICR3_EXTI8_Msk (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos) /*!< 0x0000000F */ 5330 #define SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk /*!< EXTI 8 configuration */ 5331 #define SYSCFG_EXTICR3_EXTI9_Pos (4U) 5332 #define SYSCFG_EXTICR3_EXTI9_Msk (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos) /*!< 0x000000F0 */ 5333 #define SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk /*!< EXTI 9 configuration */ 5334 #define SYSCFG_EXTICR3_EXTI10_Pos (8U) 5335 #define SYSCFG_EXTICR3_EXTI10_Msk (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos) /*!< 0x00000F00 */ 5336 #define SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk /*!< EXTI 10 configuration */ 5337 #define SYSCFG_EXTICR3_EXTI11_Pos (12U) 5338 #define SYSCFG_EXTICR3_EXTI11_Msk (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos) /*!< 0x0000F000 */ 5339 #define SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk /*!< EXTI 11 configuration */ 5340 5341 /** 5342 * @brief EXTI8 configuration 5343 */ 5344 #define SYSCFG_EXTICR3_EXTI8_PA (0x00000000U) /*!< PA[8] pin */ 5345 #define SYSCFG_EXTICR3_EXTI8_PB (0x00000001U) /*!< PB[8] pin */ 5346 #define SYSCFG_EXTICR3_EXTI8_PC (0x00000002U) /*!< PC[8] pin */ 5347 5348 /** 5349 * @brief EXTI9 configuration 5350 */ 5351 #define SYSCFG_EXTICR3_EXTI9_PA (0x00000000U) /*!< PA[9] pin */ 5352 #define SYSCFG_EXTICR3_EXTI9_PB (0x00000010U) /*!< PB[9] pin */ 5353 #define SYSCFG_EXTICR3_EXTI9_PC (0x00000020U) /*!< PC[9] pin */ 5354 5355 /** 5356 * @brief EXTI10 configuration 5357 */ 5358 #define SYSCFG_EXTICR3_EXTI10_PA (0x00000000U) /*!< PA[10] pin */ 5359 #define SYSCFG_EXTICR3_EXTI10_PB (0x00000100U) /*!< PB[10] pin */ 5360 #define SYSCFG_EXTICR3_EXTI10_PC (0x00000200U) /*!< PC[10] pin */ 5361 5362 /** 5363 * @brief EXTI11 configuration 5364 */ 5365 #define SYSCFG_EXTICR3_EXTI11_PA (0x00000000U) /*!< PA[11] pin */ 5366 #define SYSCFG_EXTICR3_EXTI11_PB (0x00001000U) /*!< PB[11] pin */ 5367 #define SYSCFG_EXTICR3_EXTI11_PC (0x00002000U) /*!< PC[11] pin */ 5368 5369 /***************** Bit definition for SYSCFG_EXTICR4 register *****************/ 5370 #define SYSCFG_EXTICR4_EXTI12_Pos (0U) 5371 #define SYSCFG_EXTICR4_EXTI12_Msk (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos) /*!< 0x0000000F */ 5372 #define SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk /*!< EXTI 12 configuration */ 5373 #define SYSCFG_EXTICR4_EXTI13_Pos (4U) 5374 #define SYSCFG_EXTICR4_EXTI13_Msk (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos) /*!< 0x000000F0 */ 5375 #define SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk /*!< EXTI 13 configuration */ 5376 #define SYSCFG_EXTICR4_EXTI14_Pos (8U) 5377 #define SYSCFG_EXTICR4_EXTI14_Msk (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos) /*!< 0x00000F00 */ 5378 #define SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk /*!< EXTI 14 configuration */ 5379 #define SYSCFG_EXTICR4_EXTI15_Pos (12U) 5380 #define SYSCFG_EXTICR4_EXTI15_Msk (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos) /*!< 0x0000F000 */ 5381 #define SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk /*!< EXTI 15 configuration */ 5382 5383 /** 5384 * @brief EXTI12 configuration 5385 */ 5386 #define SYSCFG_EXTICR4_EXTI12_PA (0x00000000U) /*!< PA[12] pin */ 5387 #define SYSCFG_EXTICR4_EXTI12_PB (0x00000001U) /*!< PB[12] pin */ 5388 #define SYSCFG_EXTICR4_EXTI12_PC (0x00000002U) /*!< PC[12] pin */ 5389 5390 /** 5391 * @brief EXTI13 configuration 5392 */ 5393 #define SYSCFG_EXTICR4_EXTI13_PA (0x00000000U) /*!< PA[13] pin */ 5394 #define SYSCFG_EXTICR4_EXTI13_PB (0x00000010U) /*!< PB[13] pin */ 5395 #define SYSCFG_EXTICR4_EXTI13_PC (0x00000020U) /*!< PC[13] pin */ 5396 5397 /** 5398 * @brief EXTI14 configuration 5399 */ 5400 #define SYSCFG_EXTICR4_EXTI14_PA (0x00000000U) /*!< PA[14] pin */ 5401 #define SYSCFG_EXTICR4_EXTI14_PB (0x00000100U) /*!< PB[14] pin */ 5402 #define SYSCFG_EXTICR4_EXTI14_PC (0x00000200U) /*!< PC[14] pin */ 5403 5404 /** 5405 * @brief EXTI15 configuration 5406 */ 5407 #define SYSCFG_EXTICR4_EXTI15_PA (0x00000000U) /*!< PA[15] pin */ 5408 #define SYSCFG_EXTICR4_EXTI15_PB (0x00001000U) /*!< PB[15] pin */ 5409 #define SYSCFG_EXTICR4_EXTI15_PC (0x00002000U) /*!< PC[15] pin */ 5410 5411 5412 /***************** Bit definition for SYSCFG_CFGR3 register ****************/ 5413 #define SYSCFG_CFGR3_EN_VREFINT_Pos (0U) 5414 #define SYSCFG_CFGR3_EN_VREFINT_Msk (0x1UL << SYSCFG_CFGR3_EN_VREFINT_Pos) /*!< 0x00000100 */ 5415 #define SYSCFG_CFGR3_EN_VREFINT SYSCFG_CFGR3_EN_VREFINT_Msk /*!< Vref Enable bit */ 5416 #define SYSCFG_CFGR3_VREF_OUT_Pos (4U) 5417 #define SYSCFG_CFGR3_VREF_OUT_Msk (0x3UL << SYSCFG_CFGR3_VREF_OUT_Pos) /*!< 0x00000030 */ 5418 #define SYSCFG_CFGR3_VREF_OUT SYSCFG_CFGR3_VREF_OUT_Msk /*!< Verf_ADC connection bit */ 5419 #define SYSCFG_CFGR3_VREF_OUT_0 (0x1UL << SYSCFG_CFGR3_VREF_OUT_Pos) /*!< 0x00000010 */ 5420 #define SYSCFG_CFGR3_VREF_OUT_1 (0x2UL << SYSCFG_CFGR3_VREF_OUT_Pos) /*!< 0x00000020 */ 5421 #define SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos (8U) 5422 #define SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk (0x1UL << SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos) /*!< 0x00000100 */ 5423 #define SYSCFG_CFGR3_ENBUF_VREFINT_ADC SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk /*!< VREFINT reference for ADC enable bit */ 5424 #define SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos (9U) 5425 #define SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk (0x1UL << SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos) /*!< 0x00000200 */ 5426 #define SYSCFG_CFGR3_ENBUF_SENSOR_ADC SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk /*!< Sensor reference for ADC enable bit */ 5427 #define SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos (12U) 5428 #define SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk (0x1UL << SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos) /*!< 0x00001000 */ 5429 #define SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk /*!< VREFINT reference for comparator 2 enable bit */ 5430 #define SYSCFG_CFGR3_ENREF_HSI48_Pos (13U) 5431 #define SYSCFG_CFGR3_ENREF_HSI48_Msk (0x1UL << SYSCFG_CFGR3_ENREF_HSI48_Pos) /*!< 0x00002000 */ 5432 #define SYSCFG_CFGR3_ENREF_HSI48 SYSCFG_CFGR3_ENREF_HSI48_Msk /*!< VREFINT reference or 48 MHz RC oscillator enable bit */ 5433 #define SYSCFG_CFGR3_VREFINT_RDYF_Pos (30U) 5434 #define SYSCFG_CFGR3_VREFINT_RDYF_Msk (0x1UL << SYSCFG_CFGR3_VREFINT_RDYF_Pos) /*!< 0x40000000 */ 5435 #define SYSCFG_CFGR3_VREFINT_RDYF SYSCFG_CFGR3_VREFINT_RDYF_Msk /*!< VREFINT ready flag */ 5436 #define SYSCFG_CFGR3_REF_LOCK_Pos (31U) 5437 #define SYSCFG_CFGR3_REF_LOCK_Msk (0x1UL << SYSCFG_CFGR3_REF_LOCK_Pos) /*!< 0x80000000 */ 5438 #define SYSCFG_CFGR3_REF_LOCK SYSCFG_CFGR3_REF_LOCK_Msk /*!< CFGR3 lock bit */ 5439 5440 /* Legacy defines */ 5441 5442 #define SYSCFG_CFGR3_EN_BGAP SYSCFG_CFGR3_EN_VREFINT 5443 #define SYSCFG_CFGR3_ENBUF_BGAP_ADC SYSCFG_CFGR3_ENBUF_VREFINT_ADC 5444 #define SYSCFG_CFGR3_ENBUFLP_BGAP_COMP SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP 5445 #define SYSCFG_CFGR3_ENREF_RC48MHz SYSCFG_CFGR3_ENREF_HSI48 5446 #define SYSCFG_CFGR3_REF_RC48MHz_RDYF SYSCFG_CFGR3_VREFINT_RDYF 5447 #define SYSCFG_CFGR3_REF_HSI48_RDYF SYSCFG_CFGR3_VREFINT_RDYF 5448 #define SYSCFG_VREFINT_ADC_RDYF SYSCFG_CFGR3_VREFINT_RDYF 5449 #define SYSCFG_CFGR3_SENSOR_ADC_RDYF SYSCFG_CFGR3_VREFINT_RDYF 5450 #define SYSCFG_CFGR3_VREFINT_ADC_RDYF SYSCFG_CFGR3_VREFINT_RDYF 5451 #define SYSCFG_CFGR3_VREFINT_COMP_RDYF SYSCFG_CFGR3_VREFINT_RDYF 5452 5453 /******************************************************************************/ 5454 /* */ 5455 /* Timers (TIM)*/ 5456 /* */ 5457 /******************************************************************************/ 5458 /* 5459 * @brief Specific device feature definitions (not present on all devices in the STM32L0 family) 5460 */ 5461 #define TIM_TIM2_REMAP_HSI48_SUPPORT /*!<Support remap HSI48 on TIM2 */ 5462 5463 /******************* Bit definition for TIM_CR1 register ********************/ 5464 #define TIM_CR1_CEN_Pos (0U) 5465 #define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */ 5466 #define TIM_CR1_CEN TIM_CR1_CEN_Msk /*!<Counter enable */ 5467 #define TIM_CR1_UDIS_Pos (1U) 5468 #define TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos) /*!< 0x00000002 */ 5469 #define TIM_CR1_UDIS TIM_CR1_UDIS_Msk /*!<Update disable */ 5470 #define TIM_CR1_URS_Pos (2U) 5471 #define TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos) /*!< 0x00000004 */ 5472 #define TIM_CR1_URS TIM_CR1_URS_Msk /*!<Update request source */ 5473 #define TIM_CR1_OPM_Pos (3U) 5474 #define TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos) /*!< 0x00000008 */ 5475 #define TIM_CR1_OPM TIM_CR1_OPM_Msk /*!<One pulse mode */ 5476 #define TIM_CR1_DIR_Pos (4U) 5477 #define TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos) /*!< 0x00000010 */ 5478 #define TIM_CR1_DIR TIM_CR1_DIR_Msk /*!<Direction */ 5479 5480 #define TIM_CR1_CMS_Pos (5U) 5481 #define TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos) /*!< 0x00000060 */ 5482 #define TIM_CR1_CMS TIM_CR1_CMS_Msk /*!<CMS[1:0] bits (Center-aligned mode selection) */ 5483 #define TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos) /*!< 0x00000020 */ 5484 #define TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos) /*!< 0x00000040 */ 5485 5486 #define TIM_CR1_ARPE_Pos (7U) 5487 #define TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos) /*!< 0x00000080 */ 5488 #define TIM_CR1_ARPE TIM_CR1_ARPE_Msk /*!<Auto-reload preload enable */ 5489 5490 #define TIM_CR1_CKD_Pos (8U) 5491 #define TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos) /*!< 0x00000300 */ 5492 #define TIM_CR1_CKD TIM_CR1_CKD_Msk /*!<CKD[1:0] bits (clock division) */ 5493 #define TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos) /*!< 0x00000100 */ 5494 #define TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos) /*!< 0x00000200 */ 5495 5496 /******************* Bit definition for TIM_CR2 register ********************/ 5497 #define TIM_CR2_CCDS_Pos (3U) 5498 #define TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos) /*!< 0x00000008 */ 5499 #define TIM_CR2_CCDS TIM_CR2_CCDS_Msk /*!<Capture/Compare DMA Selection */ 5500 5501 #define TIM_CR2_MMS_Pos (4U) 5502 #define TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos) /*!< 0x00000070 */ 5503 #define TIM_CR2_MMS TIM_CR2_MMS_Msk /*!<MMS[2:0] bits (Master Mode Selection) */ 5504 #define TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos) /*!< 0x00000010 */ 5505 #define TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos) /*!< 0x00000020 */ 5506 #define TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos) /*!< 0x00000040 */ 5507 5508 #define TIM_CR2_TI1S_Pos (7U) 5509 #define TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos) /*!< 0x00000080 */ 5510 #define TIM_CR2_TI1S TIM_CR2_TI1S_Msk /*!<TI1 Selection */ 5511 5512 /******************* Bit definition for TIM_SMCR register *******************/ 5513 #define TIM_SMCR_SMS_Pos (0U) 5514 #define TIM_SMCR_SMS_Msk (0x7UL << TIM_SMCR_SMS_Pos) /*!< 0x00000007 */ 5515 #define TIM_SMCR_SMS TIM_SMCR_SMS_Msk /*!<SMS[2:0] bits (Slave mode selection) */ 5516 #define TIM_SMCR_SMS_0 (0x1UL << TIM_SMCR_SMS_Pos) /*!< 0x00000001 */ 5517 #define TIM_SMCR_SMS_1 (0x2UL << TIM_SMCR_SMS_Pos) /*!< 0x00000002 */ 5518 #define TIM_SMCR_SMS_2 (0x4UL << TIM_SMCR_SMS_Pos) /*!< 0x00000004 */ 5519 5520 #define TIM_SMCR_TS_Pos (4U) 5521 #define TIM_SMCR_TS_Msk (0x7UL << TIM_SMCR_TS_Pos) /*!< 0x00000070 */ 5522 #define TIM_SMCR_TS TIM_SMCR_TS_Msk /*!<TS[2:0] bits (Trigger selection) */ 5523 #define TIM_SMCR_TS_0 (0x1UL << TIM_SMCR_TS_Pos) /*!< 0x00000010 */ 5524 #define TIM_SMCR_TS_1 (0x2UL << TIM_SMCR_TS_Pos) /*!< 0x00000020 */ 5525 #define TIM_SMCR_TS_2 (0x4UL << TIM_SMCR_TS_Pos) /*!< 0x00000040 */ 5526 5527 #define TIM_SMCR_MSM_Pos (7U) 5528 #define TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos) /*!< 0x00000080 */ 5529 #define TIM_SMCR_MSM TIM_SMCR_MSM_Msk /*!<Master/slave mode */ 5530 5531 #define TIM_SMCR_ETF_Pos (8U) 5532 #define TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos) /*!< 0x00000F00 */ 5533 #define TIM_SMCR_ETF TIM_SMCR_ETF_Msk /*!<ETF[3:0] bits (External trigger filter) */ 5534 #define TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos) /*!< 0x00000100 */ 5535 #define TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos) /*!< 0x00000200 */ 5536 #define TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos) /*!< 0x00000400 */ 5537 #define TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos) /*!< 0x00000800 */ 5538 5539 #define TIM_SMCR_ETPS_Pos (12U) 5540 #define TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos) /*!< 0x00003000 */ 5541 #define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk /*!<ETPS[1:0] bits (External trigger prescaler) */ 5542 #define TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos) /*!< 0x00001000 */ 5543 #define TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos) /*!< 0x00002000 */ 5544 5545 #define TIM_SMCR_ECE_Pos (14U) 5546 #define TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos) /*!< 0x00004000 */ 5547 #define TIM_SMCR_ECE TIM_SMCR_ECE_Msk /*!<External clock enable */ 5548 #define TIM_SMCR_ETP_Pos (15U) 5549 #define TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos) /*!< 0x00008000 */ 5550 #define TIM_SMCR_ETP TIM_SMCR_ETP_Msk /*!<External trigger polarity */ 5551 5552 /******************* Bit definition for TIM_DIER register *******************/ 5553 #define TIM_DIER_UIE_Pos (0U) 5554 #define TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos) /*!< 0x00000001 */ 5555 #define TIM_DIER_UIE TIM_DIER_UIE_Msk /*!<Update interrupt enable */ 5556 #define TIM_DIER_CC1IE_Pos (1U) 5557 #define TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos) /*!< 0x00000002 */ 5558 #define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk /*!<Capture/Compare 1 interrupt enable */ 5559 #define TIM_DIER_CC2IE_Pos (2U) 5560 #define TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos) /*!< 0x00000004 */ 5561 #define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk /*!<Capture/Compare 2 interrupt enable */ 5562 #define TIM_DIER_CC3IE_Pos (3U) 5563 #define TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos) /*!< 0x00000008 */ 5564 #define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk /*!<Capture/Compare 3 interrupt enable */ 5565 #define TIM_DIER_CC4IE_Pos (4U) 5566 #define TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos) /*!< 0x00000010 */ 5567 #define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk /*!<Capture/Compare 4 interrupt enable */ 5568 #define TIM_DIER_TIE_Pos (6U) 5569 #define TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos) /*!< 0x00000040 */ 5570 #define TIM_DIER_TIE TIM_DIER_TIE_Msk /*!<Trigger interrupt enable */ 5571 #define TIM_DIER_UDE_Pos (8U) 5572 #define TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos) /*!< 0x00000100 */ 5573 #define TIM_DIER_UDE TIM_DIER_UDE_Msk /*!<Update DMA request enable */ 5574 #define TIM_DIER_CC1DE_Pos (9U) 5575 #define TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos) /*!< 0x00000200 */ 5576 #define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk /*!<Capture/Compare 1 DMA request enable */ 5577 #define TIM_DIER_CC2DE_Pos (10U) 5578 #define TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos) /*!< 0x00000400 */ 5579 #define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk /*!<Capture/Compare 2 DMA request enable */ 5580 #define TIM_DIER_CC3DE_Pos (11U) 5581 #define TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos) /*!< 0x00000800 */ 5582 #define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk /*!<Capture/Compare 3 DMA request enable */ 5583 #define TIM_DIER_CC4DE_Pos (12U) 5584 #define TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos) /*!< 0x00001000 */ 5585 #define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk /*!<Capture/Compare 4 DMA request enable */ 5586 #define TIM_DIER_TDE_Pos (14U) 5587 #define TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos) /*!< 0x00004000 */ 5588 #define TIM_DIER_TDE TIM_DIER_TDE_Msk /*!<Trigger DMA request enable */ 5589 5590 /******************** Bit definition for TIM_SR register ********************/ 5591 #define TIM_SR_UIF_Pos (0U) 5592 #define TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos) /*!< 0x00000001 */ 5593 #define TIM_SR_UIF TIM_SR_UIF_Msk /*!<Update interrupt Flag */ 5594 #define TIM_SR_CC1IF_Pos (1U) 5595 #define TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos) /*!< 0x00000002 */ 5596 #define TIM_SR_CC1IF TIM_SR_CC1IF_Msk /*!<Capture/Compare 1 interrupt Flag */ 5597 #define TIM_SR_CC2IF_Pos (2U) 5598 #define TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos) /*!< 0x00000004 */ 5599 #define TIM_SR_CC2IF TIM_SR_CC2IF_Msk /*!<Capture/Compare 2 interrupt Flag */ 5600 #define TIM_SR_CC3IF_Pos (3U) 5601 #define TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos) /*!< 0x00000008 */ 5602 #define TIM_SR_CC3IF TIM_SR_CC3IF_Msk /*!<Capture/Compare 3 interrupt Flag */ 5603 #define TIM_SR_CC4IF_Pos (4U) 5604 #define TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos) /*!< 0x00000010 */ 5605 #define TIM_SR_CC4IF TIM_SR_CC4IF_Msk /*!<Capture/Compare 4 interrupt Flag */ 5606 #define TIM_SR_TIF_Pos (6U) 5607 #define TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos) /*!< 0x00000040 */ 5608 #define TIM_SR_TIF TIM_SR_TIF_Msk /*!<Trigger interrupt Flag */ 5609 #define TIM_SR_CC1OF_Pos (9U) 5610 #define TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos) /*!< 0x00000200 */ 5611 #define TIM_SR_CC1OF TIM_SR_CC1OF_Msk /*!<Capture/Compare 1 Overcapture Flag */ 5612 #define TIM_SR_CC2OF_Pos (10U) 5613 #define TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos) /*!< 0x00000400 */ 5614 #define TIM_SR_CC2OF TIM_SR_CC2OF_Msk /*!<Capture/Compare 2 Overcapture Flag */ 5615 #define TIM_SR_CC3OF_Pos (11U) 5616 #define TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos) /*!< 0x00000800 */ 5617 #define TIM_SR_CC3OF TIM_SR_CC3OF_Msk /*!<Capture/Compare 3 Overcapture Flag */ 5618 #define TIM_SR_CC4OF_Pos (12U) 5619 #define TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos) /*!< 0x00001000 */ 5620 #define TIM_SR_CC4OF TIM_SR_CC4OF_Msk /*!<Capture/Compare 4 Overcapture Flag */ 5621 5622 /******************* Bit definition for TIM_EGR register ********************/ 5623 #define TIM_EGR_UG_Pos (0U) 5624 #define TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos) /*!< 0x00000001 */ 5625 #define TIM_EGR_UG TIM_EGR_UG_Msk /*!<Update Generation */ 5626 #define TIM_EGR_CC1G_Pos (1U) 5627 #define TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos) /*!< 0x00000002 */ 5628 #define TIM_EGR_CC1G TIM_EGR_CC1G_Msk /*!<Capture/Compare 1 Generation */ 5629 #define TIM_EGR_CC2G_Pos (2U) 5630 #define TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos) /*!< 0x00000004 */ 5631 #define TIM_EGR_CC2G TIM_EGR_CC2G_Msk /*!<Capture/Compare 2 Generation */ 5632 #define TIM_EGR_CC3G_Pos (3U) 5633 #define TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos) /*!< 0x00000008 */ 5634 #define TIM_EGR_CC3G TIM_EGR_CC3G_Msk /*!<Capture/Compare 3 Generation */ 5635 #define TIM_EGR_CC4G_Pos (4U) 5636 #define TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos) /*!< 0x00000010 */ 5637 #define TIM_EGR_CC4G TIM_EGR_CC4G_Msk /*!<Capture/Compare 4 Generation */ 5638 #define TIM_EGR_TG_Pos (6U) 5639 #define TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos) /*!< 0x00000040 */ 5640 #define TIM_EGR_TG TIM_EGR_TG_Msk /*!<Trigger Generation */ 5641 5642 /****************** Bit definition for TIM_CCMR1 register *******************/ 5643 #define TIM_CCMR1_CC1S_Pos (0U) 5644 #define TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000003 */ 5645 #define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */ 5646 #define TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000001 */ 5647 #define TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000002 */ 5648 5649 #define TIM_CCMR1_OC1FE_Pos (2U) 5650 #define TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos) /*!< 0x00000004 */ 5651 #define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk /*!<Output Compare 1 Fast enable */ 5652 #define TIM_CCMR1_OC1PE_Pos (3U) 5653 #define TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos) /*!< 0x00000008 */ 5654 #define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk /*!<Output Compare 1 Preload enable */ 5655 5656 #define TIM_CCMR1_OC1M_Pos (4U) 5657 #define TIM_CCMR1_OC1M_Msk (0x7UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000070 */ 5658 #define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk /*!<OC1M[2:0] bits (Output Compare 1 Mode) */ 5659 #define TIM_CCMR1_OC1M_0 (0x1UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000010 */ 5660 #define TIM_CCMR1_OC1M_1 (0x2UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000020 */ 5661 #define TIM_CCMR1_OC1M_2 (0x4UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000040 */ 5662 5663 #define TIM_CCMR1_OC1CE_Pos (7U) 5664 #define TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos) /*!< 0x00000080 */ 5665 #define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk /*!<Output Compare 1Clear Enable */ 5666 5667 #define TIM_CCMR1_CC2S_Pos (8U) 5668 #define TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000300 */ 5669 #define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */ 5670 #define TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000100 */ 5671 #define TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000200 */ 5672 5673 #define TIM_CCMR1_OC2FE_Pos (10U) 5674 #define TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos) /*!< 0x00000400 */ 5675 #define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk /*!<Output Compare 2 Fast enable */ 5676 #define TIM_CCMR1_OC2PE_Pos (11U) 5677 #define TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos) /*!< 0x00000800 */ 5678 #define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk /*!<Output Compare 2 Preload enable */ 5679 5680 #define TIM_CCMR1_OC2M_Pos (12U) 5681 #define TIM_CCMR1_OC2M_Msk (0x7UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00007000 */ 5682 #define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk /*!<OC2M[2:0] bits (Output Compare 2 Mode) */ 5683 #define TIM_CCMR1_OC2M_0 (0x1UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00001000 */ 5684 #define TIM_CCMR1_OC2M_1 (0x2UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00002000 */ 5685 #define TIM_CCMR1_OC2M_2 (0x4UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00004000 */ 5686 5687 #define TIM_CCMR1_OC2CE_Pos (15U) 5688 #define TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos) /*!< 0x00008000 */ 5689 #define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk /*!<Output Compare 2 Clear Enable */ 5690 5691 /*----------------------------------------------------------------------------*/ 5692 5693 #define TIM_CCMR1_IC1PSC_Pos (2U) 5694 #define TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0000000C */ 5695 #define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */ 5696 #define TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x00000004 */ 5697 #define TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x00000008 */ 5698 5699 #define TIM_CCMR1_IC1F_Pos (4U) 5700 #define TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos) /*!< 0x000000F0 */ 5701 #define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk /*!<IC1F[3:0] bits (Input Capture 1 Filter) */ 5702 #define TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000010 */ 5703 #define TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000020 */ 5704 #define TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000040 */ 5705 #define TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000080 */ 5706 5707 #define TIM_CCMR1_IC2PSC_Pos (10U) 5708 #define TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000C00 */ 5709 #define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */ 5710 #define TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000400 */ 5711 #define TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000800 */ 5712 5713 #define TIM_CCMR1_IC2F_Pos (12U) 5714 #define TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos) /*!< 0x0000F000 */ 5715 #define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk /*!<IC2F[3:0] bits (Input Capture 2 Filter) */ 5716 #define TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00001000 */ 5717 #define TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00002000 */ 5718 #define TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00004000 */ 5719 #define TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00008000 */ 5720 5721 /****************** Bit definition for TIM_CCMR2 register *******************/ 5722 #define TIM_CCMR2_CC3S_Pos (0U) 5723 #define TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000003 */ 5724 #define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */ 5725 #define TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000001 */ 5726 #define TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000002 */ 5727 5728 #define TIM_CCMR2_OC3FE_Pos (2U) 5729 #define TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos) /*!< 0x00000004 */ 5730 #define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk /*!<Output Compare 3 Fast enable */ 5731 #define TIM_CCMR2_OC3PE_Pos (3U) 5732 #define TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos) /*!< 0x00000008 */ 5733 #define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk /*!<Output Compare 3 Preload enable */ 5734 5735 #define TIM_CCMR2_OC3M_Pos (4U) 5736 #define TIM_CCMR2_OC3M_Msk (0x7UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000070 */ 5737 #define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk /*!<OC3M[2:0] bits (Output Compare 3 Mode) */ 5738 #define TIM_CCMR2_OC3M_0 (0x1UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000010 */ 5739 #define TIM_CCMR2_OC3M_1 (0x2UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000020 */ 5740 #define TIM_CCMR2_OC3M_2 (0x4UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000040 */ 5741 5742 #define TIM_CCMR2_OC3CE_Pos (7U) 5743 #define TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos) /*!< 0x00000080 */ 5744 #define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk /*!<Output Compare 3 Clear Enable */ 5745 5746 #define TIM_CCMR2_CC4S_Pos (8U) 5747 #define TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000300 */ 5748 #define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */ 5749 #define TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000100 */ 5750 #define TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000200 */ 5751 5752 #define TIM_CCMR2_OC4FE_Pos (10U) 5753 #define TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos) /*!< 0x00000400 */ 5754 #define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk /*!<Output Compare 4 Fast enable */ 5755 #define TIM_CCMR2_OC4PE_Pos (11U) 5756 #define TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos) /*!< 0x00000800 */ 5757 #define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk /*!<Output Compare 4 Preload enable */ 5758 5759 #define TIM_CCMR2_OC4M_Pos (12U) 5760 #define TIM_CCMR2_OC4M_Msk (0x7UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00007000 */ 5761 #define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk /*!<OC4M[2:0] bits (Output Compare 4 Mode) */ 5762 #define TIM_CCMR2_OC4M_0 (0x1UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00001000 */ 5763 #define TIM_CCMR2_OC4M_1 (0x2UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00002000 */ 5764 #define TIM_CCMR2_OC4M_2 (0x4UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00004000 */ 5765 5766 #define TIM_CCMR2_OC4CE_Pos (15U) 5767 #define TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos) /*!< 0x00008000 */ 5768 #define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk /*!<Output Compare 4 Clear Enable */ 5769 5770 /*----------------------------------------------------------------------------*/ 5771 5772 #define TIM_CCMR2_IC3PSC_Pos (2U) 5773 #define TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0000000C */ 5774 #define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */ 5775 #define TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x00000004 */ 5776 #define TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x00000008 */ 5777 5778 #define TIM_CCMR2_IC3F_Pos (4U) 5779 #define TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos) /*!< 0x000000F0 */ 5780 #define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk /*!<IC3F[3:0] bits (Input Capture 3 Filter) */ 5781 #define TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000010 */ 5782 #define TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000020 */ 5783 #define TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000040 */ 5784 #define TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000080 */ 5785 5786 #define TIM_CCMR2_IC4PSC_Pos (10U) 5787 #define TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000C00 */ 5788 #define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */ 5789 #define TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000400 */ 5790 #define TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000800 */ 5791 5792 #define TIM_CCMR2_IC4F_Pos (12U) 5793 #define TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos) /*!< 0x0000F000 */ 5794 #define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk /*!<IC4F[3:0] bits (Input Capture 4 Filter) */ 5795 #define TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00001000 */ 5796 #define TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00002000 */ 5797 #define TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00004000 */ 5798 #define TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00008000 */ 5799 5800 /******************* Bit definition for TIM_CCER register *******************/ 5801 #define TIM_CCER_CC1E_Pos (0U) 5802 #define TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos) /*!< 0x00000001 */ 5803 #define TIM_CCER_CC1E TIM_CCER_CC1E_Msk /*!<Capture/Compare 1 output enable */ 5804 #define TIM_CCER_CC1P_Pos (1U) 5805 #define TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos) /*!< 0x00000002 */ 5806 #define TIM_CCER_CC1P TIM_CCER_CC1P_Msk /*!<Capture/Compare 1 output Polarity */ 5807 #define TIM_CCER_CC1NP_Pos (3U) 5808 #define TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos) /*!< 0x00000008 */ 5809 #define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk /*!<Capture/Compare 1 Complementary output Polarity */ 5810 #define TIM_CCER_CC2E_Pos (4U) 5811 #define TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos) /*!< 0x00000010 */ 5812 #define TIM_CCER_CC2E TIM_CCER_CC2E_Msk /*!<Capture/Compare 2 output enable */ 5813 #define TIM_CCER_CC2P_Pos (5U) 5814 #define TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos) /*!< 0x00000020 */ 5815 #define TIM_CCER_CC2P TIM_CCER_CC2P_Msk /*!<Capture/Compare 2 output Polarity */ 5816 #define TIM_CCER_CC2NP_Pos (7U) 5817 #define TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos) /*!< 0x00000080 */ 5818 #define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk /*!<Capture/Compare 2 Complementary output Polarity */ 5819 #define TIM_CCER_CC3E_Pos (8U) 5820 #define TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos) /*!< 0x00000100 */ 5821 #define TIM_CCER_CC3E TIM_CCER_CC3E_Msk /*!<Capture/Compare 3 output enable */ 5822 #define TIM_CCER_CC3P_Pos (9U) 5823 #define TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos) /*!< 0x00000200 */ 5824 #define TIM_CCER_CC3P TIM_CCER_CC3P_Msk /*!<Capture/Compare 3 output Polarity */ 5825 #define TIM_CCER_CC3NP_Pos (11U) 5826 #define TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos) /*!< 0x00000800 */ 5827 #define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk /*!<Capture/Compare 3 Complementary output Polarity */ 5828 #define TIM_CCER_CC4E_Pos (12U) 5829 #define TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos) /*!< 0x00001000 */ 5830 #define TIM_CCER_CC4E TIM_CCER_CC4E_Msk /*!<Capture/Compare 4 output enable */ 5831 #define TIM_CCER_CC4P_Pos (13U) 5832 #define TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos) /*!< 0x00002000 */ 5833 #define TIM_CCER_CC4P TIM_CCER_CC4P_Msk /*!<Capture/Compare 4 output Polarity */ 5834 #define TIM_CCER_CC4NP_Pos (15U) 5835 #define TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos) /*!< 0x00008000 */ 5836 #define TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk /*!<Capture/Compare 4 Complementary output Polarity */ 5837 5838 /******************* Bit definition for TIM_CNT register ********************/ 5839 #define TIM_CNT_CNT_Pos (0U) 5840 #define TIM_CNT_CNT_Msk (0xFFFFUL << TIM_CNT_CNT_Pos) /*!< 0x0000FFFF */ 5841 #define TIM_CNT_CNT TIM_CNT_CNT_Msk /*!<Counter Value */ 5842 5843 /******************* Bit definition for TIM_PSC register ********************/ 5844 #define TIM_PSC_PSC_Pos (0U) 5845 #define TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos) /*!< 0x0000FFFF */ 5846 #define TIM_PSC_PSC TIM_PSC_PSC_Msk /*!<Prescaler Value */ 5847 5848 /******************* Bit definition for TIM_ARR register ********************/ 5849 #define TIM_ARR_ARR_Pos (0U) 5850 #define TIM_ARR_ARR_Msk (0xFFFFUL << TIM_ARR_ARR_Pos) /*!< 0x0000FFFF */ 5851 #define TIM_ARR_ARR TIM_ARR_ARR_Msk /*!<actual auto-reload Value */ 5852 5853 /******************* Bit definition for TIM_CCR1 register *******************/ 5854 #define TIM_CCR1_CCR1_Pos (0U) 5855 #define TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos) /*!< 0x0000FFFF */ 5856 #define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk /*!<Capture/Compare 1 Value */ 5857 5858 /******************* Bit definition for TIM_CCR2 register *******************/ 5859 #define TIM_CCR2_CCR2_Pos (0U) 5860 #define TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos) /*!< 0x0000FFFF */ 5861 #define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk /*!<Capture/Compare 2 Value */ 5862 5863 /******************* Bit definition for TIM_CCR3 register *******************/ 5864 #define TIM_CCR3_CCR3_Pos (0U) 5865 #define TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos) /*!< 0x0000FFFF */ 5866 #define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk /*!<Capture/Compare 3 Value */ 5867 5868 /******************* Bit definition for TIM_CCR4 register *******************/ 5869 #define TIM_CCR4_CCR4_Pos (0U) 5870 #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */ 5871 #define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk /*!<Capture/Compare 4 Value */ 5872 5873 /******************* Bit definition for TIM_DCR register ********************/ 5874 #define TIM_DCR_DBA_Pos (0U) 5875 #define TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos) /*!< 0x0000001F */ 5876 #define TIM_DCR_DBA TIM_DCR_DBA_Msk /*!<DBA[4:0] bits (DMA Base Address) */ 5877 #define TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos) /*!< 0x00000001 */ 5878 #define TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos) /*!< 0x00000002 */ 5879 #define TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos) /*!< 0x00000004 */ 5880 #define TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos) /*!< 0x00000008 */ 5881 #define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) /*!< 0x00000010 */ 5882 5883 #define TIM_DCR_DBL_Pos (8U) 5884 #define TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos) /*!< 0x00001F00 */ 5885 #define TIM_DCR_DBL TIM_DCR_DBL_Msk /*!<DBL[4:0] bits (DMA Burst Length) */ 5886 #define TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos) /*!< 0x00000100 */ 5887 #define TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos) /*!< 0x00000200 */ 5888 #define TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos) /*!< 0x00000400 */ 5889 #define TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos) /*!< 0x00000800 */ 5890 #define TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos) /*!< 0x00001000 */ 5891 5892 /******************* Bit definition for TIM_DMAR register *******************/ 5893 #define TIM_DMAR_DMAB_Pos (0U) 5894 #define TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos) /*!< 0x0000FFFF */ 5895 #define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk /*!<DMA register for burst accesses */ 5896 5897 /******************* Bit definition for TIM_OR register *********************/ 5898 #define TIM2_OR_ETR_RMP_Pos (0U) 5899 #define TIM2_OR_ETR_RMP_Msk (0x7UL << TIM2_OR_ETR_RMP_Pos) /*!< 0x00000007 */ 5900 #define TIM2_OR_ETR_RMP TIM2_OR_ETR_RMP_Msk /*!<ETR_RMP[1:0] bits (TIM2 ETR remap) */ 5901 #define TIM2_OR_ETR_RMP_0 (0x1UL << TIM2_OR_ETR_RMP_Pos) /*!< 0x00000001 */ 5902 #define TIM2_OR_ETR_RMP_1 (0x2UL << TIM2_OR_ETR_RMP_Pos) /*!< 0x00000002 */ 5903 #define TIM2_OR_ETR_RMP_2 (0x4UL << TIM2_OR_ETR_RMP_Pos) /*!< 0x00000004 */ 5904 #define TIM2_OR_TI4_RMP_Pos (3U) 5905 #define TIM2_OR_TI4_RMP_Msk (0x3UL << TIM2_OR_TI4_RMP_Pos) /*!< 0x00000018 */ 5906 #define TIM2_OR_TI4_RMP TIM2_OR_TI4_RMP_Msk /*!<TI4_RMP[1:0] bits (TIM2 Input 4 remap) */ 5907 #define TIM2_OR_TI4_RMP_0 (0x1UL << TIM2_OR_TI4_RMP_Pos) /*!< 0x00000008 */ 5908 #define TIM2_OR_TI4_RMP_1 (0x2UL << TIM2_OR_TI4_RMP_Pos) /*!< 0x00000010 */ 5909 5910 #define TIM21_OR_ETR_RMP_Pos (0U) 5911 #define TIM21_OR_ETR_RMP_Msk (0x3UL << TIM21_OR_ETR_RMP_Pos) /*!< 0x00000003 */ 5912 #define TIM21_OR_ETR_RMP TIM21_OR_ETR_RMP_Msk /*!<ETR_RMP[1:0] bits (TIM21 ETR remap) */ 5913 #define TIM21_OR_ETR_RMP_0 (0x1UL << TIM21_OR_ETR_RMP_Pos) /*!< 0x00000001 */ 5914 #define TIM21_OR_ETR_RMP_1 (0x2UL << TIM21_OR_ETR_RMP_Pos) /*!< 0x00000002 */ 5915 #define TIM21_OR_TI1_RMP_Pos (2U) 5916 #define TIM21_OR_TI1_RMP_Msk (0x7UL << TIM21_OR_TI1_RMP_Pos) /*!< 0x0000001C */ 5917 #define TIM21_OR_TI1_RMP TIM21_OR_TI1_RMP_Msk /*!<TI1_RMP[2:0] bits (TIM21 Input 1 remap) */ 5918 #define TIM21_OR_TI1_RMP_0 (0x1UL << TIM21_OR_TI1_RMP_Pos) /*!< 0x00000004 */ 5919 #define TIM21_OR_TI1_RMP_1 (0x2UL << TIM21_OR_TI1_RMP_Pos) /*!< 0x00000008 */ 5920 #define TIM21_OR_TI1_RMP_2 (0x4UL << TIM21_OR_TI1_RMP_Pos) /*!< 0x00000010 */ 5921 #define TIM21_OR_TI2_RMP_Pos (5U) 5922 #define TIM21_OR_TI2_RMP_Msk (0x1UL << TIM21_OR_TI2_RMP_Pos) /*!< 0x00000020 */ 5923 #define TIM21_OR_TI2_RMP TIM21_OR_TI2_RMP_Msk /*!<TI2_RMP bit (TIM21 Input 2 remap) */ 5924 5925 #define TIM22_OR_ETR_RMP_Pos (0U) 5926 #define TIM22_OR_ETR_RMP_Msk (0x3UL << TIM22_OR_ETR_RMP_Pos) /*!< 0x00000003 */ 5927 #define TIM22_OR_ETR_RMP TIM22_OR_ETR_RMP_Msk /*!<ETR_RMP[1:0] bits (TIM22 ETR remap) */ 5928 #define TIM22_OR_ETR_RMP_0 (0x1UL << TIM22_OR_ETR_RMP_Pos) /*!< 0x00000001 */ 5929 #define TIM22_OR_ETR_RMP_1 (0x2UL << TIM22_OR_ETR_RMP_Pos) /*!< 0x00000002 */ 5930 #define TIM22_OR_TI1_RMP_Pos (2U) 5931 #define TIM22_OR_TI1_RMP_Msk (0x3UL << TIM22_OR_TI1_RMP_Pos) /*!< 0x0000000C */ 5932 #define TIM22_OR_TI1_RMP TIM22_OR_TI1_RMP_Msk /*!<TI1_RMP[2:0] bits (TIM22 Input 1 remap) */ 5933 #define TIM22_OR_TI1_RMP_0 (0x1UL << TIM22_OR_TI1_RMP_Pos) /*!< 0x00000004 */ 5934 #define TIM22_OR_TI1_RMP_1 (0x2UL << TIM22_OR_TI1_RMP_Pos) /*!< 0x00000008 */ 5935 5936 5937 /******************************************************************************/ 5938 /* */ 5939 /* Touch Sensing Controller (TSC) */ 5940 /* */ 5941 /******************************************************************************/ 5942 /******************* Bit definition for TSC_CR register *********************/ 5943 #define TSC_CR_TSCE_Pos (0U) 5944 #define TSC_CR_TSCE_Msk (0x1UL << TSC_CR_TSCE_Pos) /*!< 0x00000001 */ 5945 #define TSC_CR_TSCE TSC_CR_TSCE_Msk /*!<Touch sensing controller enable */ 5946 #define TSC_CR_START_Pos (1U) 5947 #define TSC_CR_START_Msk (0x1UL << TSC_CR_START_Pos) /*!< 0x00000002 */ 5948 #define TSC_CR_START TSC_CR_START_Msk /*!<Start acquisition */ 5949 #define TSC_CR_AM_Pos (2U) 5950 #define TSC_CR_AM_Msk (0x1UL << TSC_CR_AM_Pos) /*!< 0x00000004 */ 5951 #define TSC_CR_AM TSC_CR_AM_Msk /*!<Acquisition mode */ 5952 #define TSC_CR_SYNCPOL_Pos (3U) 5953 #define TSC_CR_SYNCPOL_Msk (0x1UL << TSC_CR_SYNCPOL_Pos) /*!< 0x00000008 */ 5954 #define TSC_CR_SYNCPOL TSC_CR_SYNCPOL_Msk /*!<Synchronization pin polarity */ 5955 #define TSC_CR_IODEF_Pos (4U) 5956 #define TSC_CR_IODEF_Msk (0x1UL << TSC_CR_IODEF_Pos) /*!< 0x00000010 */ 5957 #define TSC_CR_IODEF TSC_CR_IODEF_Msk /*!<IO default mode */ 5958 5959 #define TSC_CR_MCV_Pos (5U) 5960 #define TSC_CR_MCV_Msk (0x7UL << TSC_CR_MCV_Pos) /*!< 0x000000E0 */ 5961 #define TSC_CR_MCV TSC_CR_MCV_Msk /*!<MCV[2:0] bits (Max Count Value) */ 5962 #define TSC_CR_MCV_0 (0x1UL << TSC_CR_MCV_Pos) /*!< 0x00000020 */ 5963 #define TSC_CR_MCV_1 (0x2UL << TSC_CR_MCV_Pos) /*!< 0x00000040 */ 5964 #define TSC_CR_MCV_2 (0x4UL << TSC_CR_MCV_Pos) /*!< 0x00000080 */ 5965 5966 #define TSC_CR_PGPSC_Pos (12U) 5967 #define TSC_CR_PGPSC_Msk (0x7UL << TSC_CR_PGPSC_Pos) /*!< 0x00007000 */ 5968 #define TSC_CR_PGPSC TSC_CR_PGPSC_Msk /*!<PGPSC[2:0] bits (Pulse Generator Prescaler) */ 5969 #define TSC_CR_PGPSC_0 (0x1UL << TSC_CR_PGPSC_Pos) /*!< 0x00001000 */ 5970 #define TSC_CR_PGPSC_1 (0x2UL << TSC_CR_PGPSC_Pos) /*!< 0x00002000 */ 5971 #define TSC_CR_PGPSC_2 (0x4UL << TSC_CR_PGPSC_Pos) /*!< 0x00004000 */ 5972 5973 #define TSC_CR_SSPSC_Pos (15U) 5974 #define TSC_CR_SSPSC_Msk (0x1UL << TSC_CR_SSPSC_Pos) /*!< 0x00008000 */ 5975 #define TSC_CR_SSPSC TSC_CR_SSPSC_Msk /*!<Spread Spectrum Prescaler */ 5976 #define TSC_CR_SSE_Pos (16U) 5977 #define TSC_CR_SSE_Msk (0x1UL << TSC_CR_SSE_Pos) /*!< 0x00010000 */ 5978 #define TSC_CR_SSE TSC_CR_SSE_Msk /*!<Spread Spectrum Enable */ 5979 5980 #define TSC_CR_SSD_Pos (17U) 5981 #define TSC_CR_SSD_Msk (0x7FUL << TSC_CR_SSD_Pos) /*!< 0x00FE0000 */ 5982 #define TSC_CR_SSD TSC_CR_SSD_Msk /*!<SSD[6:0] bits (Spread Spectrum Deviation) */ 5983 #define TSC_CR_SSD_0 (0x01UL << TSC_CR_SSD_Pos) /*!< 0x00020000 */ 5984 #define TSC_CR_SSD_1 (0x02UL << TSC_CR_SSD_Pos) /*!< 0x00040000 */ 5985 #define TSC_CR_SSD_2 (0x04UL << TSC_CR_SSD_Pos) /*!< 0x00080000 */ 5986 #define TSC_CR_SSD_3 (0x08UL << TSC_CR_SSD_Pos) /*!< 0x00100000 */ 5987 #define TSC_CR_SSD_4 (0x10UL << TSC_CR_SSD_Pos) /*!< 0x00200000 */ 5988 #define TSC_CR_SSD_5 (0x20UL << TSC_CR_SSD_Pos) /*!< 0x00400000 */ 5989 #define TSC_CR_SSD_6 (0x40UL << TSC_CR_SSD_Pos) /*!< 0x00800000 */ 5990 5991 #define TSC_CR_CTPL_Pos (24U) 5992 #define TSC_CR_CTPL_Msk (0xFUL << TSC_CR_CTPL_Pos) /*!< 0x0F000000 */ 5993 #define TSC_CR_CTPL TSC_CR_CTPL_Msk /*!<CTPL[3:0] bits (Charge Transfer pulse low) */ 5994 #define TSC_CR_CTPL_0 (0x1UL << TSC_CR_CTPL_Pos) /*!< 0x01000000 */ 5995 #define TSC_CR_CTPL_1 (0x2UL << TSC_CR_CTPL_Pos) /*!< 0x02000000 */ 5996 #define TSC_CR_CTPL_2 (0x4UL << TSC_CR_CTPL_Pos) /*!< 0x04000000 */ 5997 #define TSC_CR_CTPL_3 (0x8UL << TSC_CR_CTPL_Pos) /*!< 0x08000000 */ 5998 5999 #define TSC_CR_CTPH_Pos (28U) 6000 #define TSC_CR_CTPH_Msk (0xFUL << TSC_CR_CTPH_Pos) /*!< 0xF0000000 */ 6001 #define TSC_CR_CTPH TSC_CR_CTPH_Msk /*!<CTPH[3:0] bits (Charge Transfer pulse high) */ 6002 #define TSC_CR_CTPH_0 (0x1UL << TSC_CR_CTPH_Pos) /*!< 0x10000000 */ 6003 #define TSC_CR_CTPH_1 (0x2UL << TSC_CR_CTPH_Pos) /*!< 0x20000000 */ 6004 #define TSC_CR_CTPH_2 (0x4UL << TSC_CR_CTPH_Pos) /*!< 0x40000000 */ 6005 #define TSC_CR_CTPH_3 (0x8UL << TSC_CR_CTPH_Pos) /*!< 0x80000000 */ 6006 6007 /******************* Bit definition for TSC_IER register ********************/ 6008 #define TSC_IER_EOAIE_Pos (0U) 6009 #define TSC_IER_EOAIE_Msk (0x1UL << TSC_IER_EOAIE_Pos) /*!< 0x00000001 */ 6010 #define TSC_IER_EOAIE TSC_IER_EOAIE_Msk /*!<End of acquisition interrupt enable */ 6011 #define TSC_IER_MCEIE_Pos (1U) 6012 #define TSC_IER_MCEIE_Msk (0x1UL << TSC_IER_MCEIE_Pos) /*!< 0x00000002 */ 6013 #define TSC_IER_MCEIE TSC_IER_MCEIE_Msk /*!<Max count error interrupt enable */ 6014 6015 /******************* Bit definition for TSC_ICR register ********************/ 6016 #define TSC_ICR_EOAIC_Pos (0U) 6017 #define TSC_ICR_EOAIC_Msk (0x1UL << TSC_ICR_EOAIC_Pos) /*!< 0x00000001 */ 6018 #define TSC_ICR_EOAIC TSC_ICR_EOAIC_Msk /*!<End of acquisition interrupt clear */ 6019 #define TSC_ICR_MCEIC_Pos (1U) 6020 #define TSC_ICR_MCEIC_Msk (0x1UL << TSC_ICR_MCEIC_Pos) /*!< 0x00000002 */ 6021 #define TSC_ICR_MCEIC TSC_ICR_MCEIC_Msk /*!<Max count error interrupt clear */ 6022 6023 /******************* Bit definition for TSC_ISR register ********************/ 6024 #define TSC_ISR_EOAF_Pos (0U) 6025 #define TSC_ISR_EOAF_Msk (0x1UL << TSC_ISR_EOAF_Pos) /*!< 0x00000001 */ 6026 #define TSC_ISR_EOAF TSC_ISR_EOAF_Msk /*!<End of acquisition flag */ 6027 #define TSC_ISR_MCEF_Pos (1U) 6028 #define TSC_ISR_MCEF_Msk (0x1UL << TSC_ISR_MCEF_Pos) /*!< 0x00000002 */ 6029 #define TSC_ISR_MCEF TSC_ISR_MCEF_Msk /*!<Max count error flag */ 6030 6031 /******************* Bit definition for TSC_IOHCR register ******************/ 6032 #define TSC_IOHCR_G1_IO1_Pos (0U) 6033 #define TSC_IOHCR_G1_IO1_Msk (0x1UL << TSC_IOHCR_G1_IO1_Pos) /*!< 0x00000001 */ 6034 #define TSC_IOHCR_G1_IO1 TSC_IOHCR_G1_IO1_Msk /*!<GROUP1_IO1 schmitt trigger hysteresis mode */ 6035 #define TSC_IOHCR_G1_IO2_Pos (1U) 6036 #define TSC_IOHCR_G1_IO2_Msk (0x1UL << TSC_IOHCR_G1_IO2_Pos) /*!< 0x00000002 */ 6037 #define TSC_IOHCR_G1_IO2 TSC_IOHCR_G1_IO2_Msk /*!<GROUP1_IO2 schmitt trigger hysteresis mode */ 6038 #define TSC_IOHCR_G1_IO3_Pos (2U) 6039 #define TSC_IOHCR_G1_IO3_Msk (0x1UL << TSC_IOHCR_G1_IO3_Pos) /*!< 0x00000004 */ 6040 #define TSC_IOHCR_G1_IO3 TSC_IOHCR_G1_IO3_Msk /*!<GROUP1_IO3 schmitt trigger hysteresis mode */ 6041 #define TSC_IOHCR_G1_IO4_Pos (3U) 6042 #define TSC_IOHCR_G1_IO4_Msk (0x1UL << TSC_IOHCR_G1_IO4_Pos) /*!< 0x00000008 */ 6043 #define TSC_IOHCR_G1_IO4 TSC_IOHCR_G1_IO4_Msk /*!<GROUP1_IO4 schmitt trigger hysteresis mode */ 6044 #define TSC_IOHCR_G2_IO1_Pos (4U) 6045 #define TSC_IOHCR_G2_IO1_Msk (0x1UL << TSC_IOHCR_G2_IO1_Pos) /*!< 0x00000010 */ 6046 #define TSC_IOHCR_G2_IO1 TSC_IOHCR_G2_IO1_Msk /*!<GROUP2_IO1 schmitt trigger hysteresis mode */ 6047 #define TSC_IOHCR_G2_IO2_Pos (5U) 6048 #define TSC_IOHCR_G2_IO2_Msk (0x1UL << TSC_IOHCR_G2_IO2_Pos) /*!< 0x00000020 */ 6049 #define TSC_IOHCR_G2_IO2 TSC_IOHCR_G2_IO2_Msk /*!<GROUP2_IO2 schmitt trigger hysteresis mode */ 6050 #define TSC_IOHCR_G2_IO3_Pos (6U) 6051 #define TSC_IOHCR_G2_IO3_Msk (0x1UL << TSC_IOHCR_G2_IO3_Pos) /*!< 0x00000040 */ 6052 #define TSC_IOHCR_G2_IO3 TSC_IOHCR_G2_IO3_Msk /*!<GROUP2_IO3 schmitt trigger hysteresis mode */ 6053 #define TSC_IOHCR_G2_IO4_Pos (7U) 6054 #define TSC_IOHCR_G2_IO4_Msk (0x1UL << TSC_IOHCR_G2_IO4_Pos) /*!< 0x00000080 */ 6055 #define TSC_IOHCR_G2_IO4 TSC_IOHCR_G2_IO4_Msk /*!<GROUP2_IO4 schmitt trigger hysteresis mode */ 6056 #define TSC_IOHCR_G3_IO1_Pos (8U) 6057 #define TSC_IOHCR_G3_IO1_Msk (0x1UL << TSC_IOHCR_G3_IO1_Pos) /*!< 0x00000100 */ 6058 #define TSC_IOHCR_G3_IO1 TSC_IOHCR_G3_IO1_Msk /*!<GROUP3_IO1 schmitt trigger hysteresis mode */ 6059 #define TSC_IOHCR_G3_IO2_Pos (9U) 6060 #define TSC_IOHCR_G3_IO2_Msk (0x1UL << TSC_IOHCR_G3_IO2_Pos) /*!< 0x00000200 */ 6061 #define TSC_IOHCR_G3_IO2 TSC_IOHCR_G3_IO2_Msk /*!<GROUP3_IO2 schmitt trigger hysteresis mode */ 6062 #define TSC_IOHCR_G3_IO3_Pos (10U) 6063 #define TSC_IOHCR_G3_IO3_Msk (0x1UL << TSC_IOHCR_G3_IO3_Pos) /*!< 0x00000400 */ 6064 #define TSC_IOHCR_G3_IO3 TSC_IOHCR_G3_IO3_Msk /*!<GROUP3_IO3 schmitt trigger hysteresis mode */ 6065 #define TSC_IOHCR_G3_IO4_Pos (11U) 6066 #define TSC_IOHCR_G3_IO4_Msk (0x1UL << TSC_IOHCR_G3_IO4_Pos) /*!< 0x00000800 */ 6067 #define TSC_IOHCR_G3_IO4 TSC_IOHCR_G3_IO4_Msk /*!<GROUP3_IO4 schmitt trigger hysteresis mode */ 6068 #define TSC_IOHCR_G4_IO1_Pos (12U) 6069 #define TSC_IOHCR_G4_IO1_Msk (0x1UL << TSC_IOHCR_G4_IO1_Pos) /*!< 0x00001000 */ 6070 #define TSC_IOHCR_G4_IO1 TSC_IOHCR_G4_IO1_Msk /*!<GROUP4_IO1 schmitt trigger hysteresis mode */ 6071 #define TSC_IOHCR_G4_IO2_Pos (13U) 6072 #define TSC_IOHCR_G4_IO2_Msk (0x1UL << TSC_IOHCR_G4_IO2_Pos) /*!< 0x00002000 */ 6073 #define TSC_IOHCR_G4_IO2 TSC_IOHCR_G4_IO2_Msk /*!<GROUP4_IO2 schmitt trigger hysteresis mode */ 6074 #define TSC_IOHCR_G4_IO3_Pos (14U) 6075 #define TSC_IOHCR_G4_IO3_Msk (0x1UL << TSC_IOHCR_G4_IO3_Pos) /*!< 0x00004000 */ 6076 #define TSC_IOHCR_G4_IO3 TSC_IOHCR_G4_IO3_Msk /*!<GROUP4_IO3 schmitt trigger hysteresis mode */ 6077 #define TSC_IOHCR_G4_IO4_Pos (15U) 6078 #define TSC_IOHCR_G4_IO4_Msk (0x1UL << TSC_IOHCR_G4_IO4_Pos) /*!< 0x00008000 */ 6079 #define TSC_IOHCR_G4_IO4 TSC_IOHCR_G4_IO4_Msk /*!<GROUP4_IO4 schmitt trigger hysteresis mode */ 6080 #define TSC_IOHCR_G5_IO1_Pos (16U) 6081 #define TSC_IOHCR_G5_IO1_Msk (0x1UL << TSC_IOHCR_G5_IO1_Pos) /*!< 0x00010000 */ 6082 #define TSC_IOHCR_G5_IO1 TSC_IOHCR_G5_IO1_Msk /*!<GROUP5_IO1 schmitt trigger hysteresis mode */ 6083 #define TSC_IOHCR_G5_IO2_Pos (17U) 6084 #define TSC_IOHCR_G5_IO2_Msk (0x1UL << TSC_IOHCR_G5_IO2_Pos) /*!< 0x00020000 */ 6085 #define TSC_IOHCR_G5_IO2 TSC_IOHCR_G5_IO2_Msk /*!<GROUP5_IO2 schmitt trigger hysteresis mode */ 6086 #define TSC_IOHCR_G5_IO3_Pos (18U) 6087 #define TSC_IOHCR_G5_IO3_Msk (0x1UL << TSC_IOHCR_G5_IO3_Pos) /*!< 0x00040000 */ 6088 #define TSC_IOHCR_G5_IO3 TSC_IOHCR_G5_IO3_Msk /*!<GROUP5_IO3 schmitt trigger hysteresis mode */ 6089 #define TSC_IOHCR_G5_IO4_Pos (19U) 6090 #define TSC_IOHCR_G5_IO4_Msk (0x1UL << TSC_IOHCR_G5_IO4_Pos) /*!< 0x00080000 */ 6091 #define TSC_IOHCR_G5_IO4 TSC_IOHCR_G5_IO4_Msk /*!<GROUP5_IO4 schmitt trigger hysteresis mode */ 6092 #define TSC_IOHCR_G6_IO1_Pos (20U) 6093 #define TSC_IOHCR_G6_IO1_Msk (0x1UL << TSC_IOHCR_G6_IO1_Pos) /*!< 0x00100000 */ 6094 #define TSC_IOHCR_G6_IO1 TSC_IOHCR_G6_IO1_Msk /*!<GROUP6_IO1 schmitt trigger hysteresis mode */ 6095 #define TSC_IOHCR_G6_IO2_Pos (21U) 6096 #define TSC_IOHCR_G6_IO2_Msk (0x1UL << TSC_IOHCR_G6_IO2_Pos) /*!< 0x00200000 */ 6097 #define TSC_IOHCR_G6_IO2 TSC_IOHCR_G6_IO2_Msk /*!<GROUP6_IO2 schmitt trigger hysteresis mode */ 6098 #define TSC_IOHCR_G6_IO3_Pos (22U) 6099 #define TSC_IOHCR_G6_IO3_Msk (0x1UL << TSC_IOHCR_G6_IO3_Pos) /*!< 0x00400000 */ 6100 #define TSC_IOHCR_G6_IO3 TSC_IOHCR_G6_IO3_Msk /*!<GROUP6_IO3 schmitt trigger hysteresis mode */ 6101 #define TSC_IOHCR_G6_IO4_Pos (23U) 6102 #define TSC_IOHCR_G6_IO4_Msk (0x1UL << TSC_IOHCR_G6_IO4_Pos) /*!< 0x00800000 */ 6103 #define TSC_IOHCR_G6_IO4 TSC_IOHCR_G6_IO4_Msk /*!<GROUP6_IO4 schmitt trigger hysteresis mode */ 6104 #define TSC_IOHCR_G7_IO1_Pos (24U) 6105 #define TSC_IOHCR_G7_IO1_Msk (0x1UL << TSC_IOHCR_G7_IO1_Pos) /*!< 0x01000000 */ 6106 #define TSC_IOHCR_G7_IO1 TSC_IOHCR_G7_IO1_Msk /*!<GROUP7_IO1 schmitt trigger hysteresis mode */ 6107 #define TSC_IOHCR_G7_IO2_Pos (25U) 6108 #define TSC_IOHCR_G7_IO2_Msk (0x1UL << TSC_IOHCR_G7_IO2_Pos) /*!< 0x02000000 */ 6109 #define TSC_IOHCR_G7_IO2 TSC_IOHCR_G7_IO2_Msk /*!<GROUP7_IO2 schmitt trigger hysteresis mode */ 6110 #define TSC_IOHCR_G7_IO3_Pos (26U) 6111 #define TSC_IOHCR_G7_IO3_Msk (0x1UL << TSC_IOHCR_G7_IO3_Pos) /*!< 0x04000000 */ 6112 #define TSC_IOHCR_G7_IO3 TSC_IOHCR_G7_IO3_Msk /*!<GROUP7_IO3 schmitt trigger hysteresis mode */ 6113 #define TSC_IOHCR_G7_IO4_Pos (27U) 6114 #define TSC_IOHCR_G7_IO4_Msk (0x1UL << TSC_IOHCR_G7_IO4_Pos) /*!< 0x08000000 */ 6115 #define TSC_IOHCR_G7_IO4 TSC_IOHCR_G7_IO4_Msk /*!<GROUP7_IO4 schmitt trigger hysteresis mode */ 6116 #define TSC_IOHCR_G8_IO1_Pos (28U) 6117 #define TSC_IOHCR_G8_IO1_Msk (0x1UL << TSC_IOHCR_G8_IO1_Pos) /*!< 0x10000000 */ 6118 #define TSC_IOHCR_G8_IO1 TSC_IOHCR_G8_IO1_Msk /*!<GROUP8_IO1 schmitt trigger hysteresis mode */ 6119 #define TSC_IOHCR_G8_IO2_Pos (29U) 6120 #define TSC_IOHCR_G8_IO2_Msk (0x1UL << TSC_IOHCR_G8_IO2_Pos) /*!< 0x20000000 */ 6121 #define TSC_IOHCR_G8_IO2 TSC_IOHCR_G8_IO2_Msk /*!<GROUP8_IO2 schmitt trigger hysteresis mode */ 6122 #define TSC_IOHCR_G8_IO3_Pos (30U) 6123 #define TSC_IOHCR_G8_IO3_Msk (0x1UL << TSC_IOHCR_G8_IO3_Pos) /*!< 0x40000000 */ 6124 #define TSC_IOHCR_G8_IO3 TSC_IOHCR_G8_IO3_Msk /*!<GROUP8_IO3 schmitt trigger hysteresis mode */ 6125 #define TSC_IOHCR_G8_IO4_Pos (31U) 6126 #define TSC_IOHCR_G8_IO4_Msk (0x1UL << TSC_IOHCR_G8_IO4_Pos) /*!< 0x80000000 */ 6127 #define TSC_IOHCR_G8_IO4 TSC_IOHCR_G8_IO4_Msk /*!<GROUP8_IO4 schmitt trigger hysteresis mode */ 6128 6129 /******************* Bit definition for TSC_IOASCR register *****************/ 6130 #define TSC_IOASCR_G1_IO1_Pos (0U) 6131 #define TSC_IOASCR_G1_IO1_Msk (0x1UL << TSC_IOASCR_G1_IO1_Pos) /*!< 0x00000001 */ 6132 #define TSC_IOASCR_G1_IO1 TSC_IOASCR_G1_IO1_Msk /*!<GROUP1_IO1 analog switch enable */ 6133 #define TSC_IOASCR_G1_IO2_Pos (1U) 6134 #define TSC_IOASCR_G1_IO2_Msk (0x1UL << TSC_IOASCR_G1_IO2_Pos) /*!< 0x00000002 */ 6135 #define TSC_IOASCR_G1_IO2 TSC_IOASCR_G1_IO2_Msk /*!<GROUP1_IO2 analog switch enable */ 6136 #define TSC_IOASCR_G1_IO3_Pos (2U) 6137 #define TSC_IOASCR_G1_IO3_Msk (0x1UL << TSC_IOASCR_G1_IO3_Pos) /*!< 0x00000004 */ 6138 #define TSC_IOASCR_G1_IO3 TSC_IOASCR_G1_IO3_Msk /*!<GROUP1_IO3 analog switch enable */ 6139 #define TSC_IOASCR_G1_IO4_Pos (3U) 6140 #define TSC_IOASCR_G1_IO4_Msk (0x1UL << TSC_IOASCR_G1_IO4_Pos) /*!< 0x00000008 */ 6141 #define TSC_IOASCR_G1_IO4 TSC_IOASCR_G1_IO4_Msk /*!<GROUP1_IO4 analog switch enable */ 6142 #define TSC_IOASCR_G2_IO1_Pos (4U) 6143 #define TSC_IOASCR_G2_IO1_Msk (0x1UL << TSC_IOASCR_G2_IO1_Pos) /*!< 0x00000010 */ 6144 #define TSC_IOASCR_G2_IO1 TSC_IOASCR_G2_IO1_Msk /*!<GROUP2_IO1 analog switch enable */ 6145 #define TSC_IOASCR_G2_IO2_Pos (5U) 6146 #define TSC_IOASCR_G2_IO2_Msk (0x1UL << TSC_IOASCR_G2_IO2_Pos) /*!< 0x00000020 */ 6147 #define TSC_IOASCR_G2_IO2 TSC_IOASCR_G2_IO2_Msk /*!<GROUP2_IO2 analog switch enable */ 6148 #define TSC_IOASCR_G2_IO3_Pos (6U) 6149 #define TSC_IOASCR_G2_IO3_Msk (0x1UL << TSC_IOASCR_G2_IO3_Pos) /*!< 0x00000040 */ 6150 #define TSC_IOASCR_G2_IO3 TSC_IOASCR_G2_IO3_Msk /*!<GROUP2_IO3 analog switch enable */ 6151 #define TSC_IOASCR_G2_IO4_Pos (7U) 6152 #define TSC_IOASCR_G2_IO4_Msk (0x1UL << TSC_IOASCR_G2_IO4_Pos) /*!< 0x00000080 */ 6153 #define TSC_IOASCR_G2_IO4 TSC_IOASCR_G2_IO4_Msk /*!<GROUP2_IO4 analog switch enable */ 6154 #define TSC_IOASCR_G3_IO1_Pos (8U) 6155 #define TSC_IOASCR_G3_IO1_Msk (0x1UL << TSC_IOASCR_G3_IO1_Pos) /*!< 0x00000100 */ 6156 #define TSC_IOASCR_G3_IO1 TSC_IOASCR_G3_IO1_Msk /*!<GROUP3_IO1 analog switch enable */ 6157 #define TSC_IOASCR_G3_IO2_Pos (9U) 6158 #define TSC_IOASCR_G3_IO2_Msk (0x1UL << TSC_IOASCR_G3_IO2_Pos) /*!< 0x00000200 */ 6159 #define TSC_IOASCR_G3_IO2 TSC_IOASCR_G3_IO2_Msk /*!<GROUP3_IO2 analog switch enable */ 6160 #define TSC_IOASCR_G3_IO3_Pos (10U) 6161 #define TSC_IOASCR_G3_IO3_Msk (0x1UL << TSC_IOASCR_G3_IO3_Pos) /*!< 0x00000400 */ 6162 #define TSC_IOASCR_G3_IO3 TSC_IOASCR_G3_IO3_Msk /*!<GROUP3_IO3 analog switch enable */ 6163 #define TSC_IOASCR_G3_IO4_Pos (11U) 6164 #define TSC_IOASCR_G3_IO4_Msk (0x1UL << TSC_IOASCR_G3_IO4_Pos) /*!< 0x00000800 */ 6165 #define TSC_IOASCR_G3_IO4 TSC_IOASCR_G3_IO4_Msk /*!<GROUP3_IO4 analog switch enable */ 6166 #define TSC_IOASCR_G4_IO1_Pos (12U) 6167 #define TSC_IOASCR_G4_IO1_Msk (0x1UL << TSC_IOASCR_G4_IO1_Pos) /*!< 0x00001000 */ 6168 #define TSC_IOASCR_G4_IO1 TSC_IOASCR_G4_IO1_Msk /*!<GROUP4_IO1 analog switch enable */ 6169 #define TSC_IOASCR_G4_IO2_Pos (13U) 6170 #define TSC_IOASCR_G4_IO2_Msk (0x1UL << TSC_IOASCR_G4_IO2_Pos) /*!< 0x00002000 */ 6171 #define TSC_IOASCR_G4_IO2 TSC_IOASCR_G4_IO2_Msk /*!<GROUP4_IO2 analog switch enable */ 6172 #define TSC_IOASCR_G4_IO3_Pos (14U) 6173 #define TSC_IOASCR_G4_IO3_Msk (0x1UL << TSC_IOASCR_G4_IO3_Pos) /*!< 0x00004000 */ 6174 #define TSC_IOASCR_G4_IO3 TSC_IOASCR_G4_IO3_Msk /*!<GROUP4_IO3 analog switch enable */ 6175 #define TSC_IOASCR_G4_IO4_Pos (15U) 6176 #define TSC_IOASCR_G4_IO4_Msk (0x1UL << TSC_IOASCR_G4_IO4_Pos) /*!< 0x00008000 */ 6177 #define TSC_IOASCR_G4_IO4 TSC_IOASCR_G4_IO4_Msk /*!<GROUP4_IO4 analog switch enable */ 6178 #define TSC_IOASCR_G5_IO1_Pos (16U) 6179 #define TSC_IOASCR_G5_IO1_Msk (0x1UL << TSC_IOASCR_G5_IO1_Pos) /*!< 0x00010000 */ 6180 #define TSC_IOASCR_G5_IO1 TSC_IOASCR_G5_IO1_Msk /*!<GROUP5_IO1 analog switch enable */ 6181 #define TSC_IOASCR_G5_IO2_Pos (17U) 6182 #define TSC_IOASCR_G5_IO2_Msk (0x1UL << TSC_IOASCR_G5_IO2_Pos) /*!< 0x00020000 */ 6183 #define TSC_IOASCR_G5_IO2 TSC_IOASCR_G5_IO2_Msk /*!<GROUP5_IO2 analog switch enable */ 6184 #define TSC_IOASCR_G5_IO3_Pos (18U) 6185 #define TSC_IOASCR_G5_IO3_Msk (0x1UL << TSC_IOASCR_G5_IO3_Pos) /*!< 0x00040000 */ 6186 #define TSC_IOASCR_G5_IO3 TSC_IOASCR_G5_IO3_Msk /*!<GROUP5_IO3 analog switch enable */ 6187 #define TSC_IOASCR_G5_IO4_Pos (19U) 6188 #define TSC_IOASCR_G5_IO4_Msk (0x1UL << TSC_IOASCR_G5_IO4_Pos) /*!< 0x00080000 */ 6189 #define TSC_IOASCR_G5_IO4 TSC_IOASCR_G5_IO4_Msk /*!<GROUP5_IO4 analog switch enable */ 6190 #define TSC_IOASCR_G6_IO1_Pos (20U) 6191 #define TSC_IOASCR_G6_IO1_Msk (0x1UL << TSC_IOASCR_G6_IO1_Pos) /*!< 0x00100000 */ 6192 #define TSC_IOASCR_G6_IO1 TSC_IOASCR_G6_IO1_Msk /*!<GROUP6_IO1 analog switch enable */ 6193 #define TSC_IOASCR_G6_IO2_Pos (21U) 6194 #define TSC_IOASCR_G6_IO2_Msk (0x1UL << TSC_IOASCR_G6_IO2_Pos) /*!< 0x00200000 */ 6195 #define TSC_IOASCR_G6_IO2 TSC_IOASCR_G6_IO2_Msk /*!<GROUP6_IO2 analog switch enable */ 6196 #define TSC_IOASCR_G6_IO3_Pos (22U) 6197 #define TSC_IOASCR_G6_IO3_Msk (0x1UL << TSC_IOASCR_G6_IO3_Pos) /*!< 0x00400000 */ 6198 #define TSC_IOASCR_G6_IO3 TSC_IOASCR_G6_IO3_Msk /*!<GROUP6_IO3 analog switch enable */ 6199 #define TSC_IOASCR_G6_IO4_Pos (23U) 6200 #define TSC_IOASCR_G6_IO4_Msk (0x1UL << TSC_IOASCR_G6_IO4_Pos) /*!< 0x00800000 */ 6201 #define TSC_IOASCR_G6_IO4 TSC_IOASCR_G6_IO4_Msk /*!<GROUP6_IO4 analog switch enable */ 6202 #define TSC_IOASCR_G7_IO1_Pos (24U) 6203 #define TSC_IOASCR_G7_IO1_Msk (0x1UL << TSC_IOASCR_G7_IO1_Pos) /*!< 0x01000000 */ 6204 #define TSC_IOASCR_G7_IO1 TSC_IOASCR_G7_IO1_Msk /*!<GROUP7_IO1 analog switch enable */ 6205 #define TSC_IOASCR_G7_IO2_Pos (25U) 6206 #define TSC_IOASCR_G7_IO2_Msk (0x1UL << TSC_IOASCR_G7_IO2_Pos) /*!< 0x02000000 */ 6207 #define TSC_IOASCR_G7_IO2 TSC_IOASCR_G7_IO2_Msk /*!<GROUP7_IO2 analog switch enable */ 6208 #define TSC_IOASCR_G7_IO3_Pos (26U) 6209 #define TSC_IOASCR_G7_IO3_Msk (0x1UL << TSC_IOASCR_G7_IO3_Pos) /*!< 0x04000000 */ 6210 #define TSC_IOASCR_G7_IO3 TSC_IOASCR_G7_IO3_Msk /*!<GROUP7_IO3 analog switch enable */ 6211 #define TSC_IOASCR_G7_IO4_Pos (27U) 6212 #define TSC_IOASCR_G7_IO4_Msk (0x1UL << TSC_IOASCR_G7_IO4_Pos) /*!< 0x08000000 */ 6213 #define TSC_IOASCR_G7_IO4 TSC_IOASCR_G7_IO4_Msk /*!<GROUP7_IO4 analog switch enable */ 6214 #define TSC_IOASCR_G8_IO1_Pos (28U) 6215 #define TSC_IOASCR_G8_IO1_Msk (0x1UL << TSC_IOASCR_G8_IO1_Pos) /*!< 0x10000000 */ 6216 #define TSC_IOASCR_G8_IO1 TSC_IOASCR_G8_IO1_Msk /*!<GROUP8_IO1 analog switch enable */ 6217 #define TSC_IOASCR_G8_IO2_Pos (29U) 6218 #define TSC_IOASCR_G8_IO2_Msk (0x1UL << TSC_IOASCR_G8_IO2_Pos) /*!< 0x20000000 */ 6219 #define TSC_IOASCR_G8_IO2 TSC_IOASCR_G8_IO2_Msk /*!<GROUP8_IO2 analog switch enable */ 6220 #define TSC_IOASCR_G8_IO3_Pos (30U) 6221 #define TSC_IOASCR_G8_IO3_Msk (0x1UL << TSC_IOASCR_G8_IO3_Pos) /*!< 0x40000000 */ 6222 #define TSC_IOASCR_G8_IO3 TSC_IOASCR_G8_IO3_Msk /*!<GROUP8_IO3 analog switch enable */ 6223 #define TSC_IOASCR_G8_IO4_Pos (31U) 6224 #define TSC_IOASCR_G8_IO4_Msk (0x1UL << TSC_IOASCR_G8_IO4_Pos) /*!< 0x80000000 */ 6225 #define TSC_IOASCR_G8_IO4 TSC_IOASCR_G8_IO4_Msk /*!<GROUP8_IO4 analog switch enable */ 6226 6227 /******************* Bit definition for TSC_IOSCR register ******************/ 6228 #define TSC_IOSCR_G1_IO1_Pos (0U) 6229 #define TSC_IOSCR_G1_IO1_Msk (0x1UL << TSC_IOSCR_G1_IO1_Pos) /*!< 0x00000001 */ 6230 #define TSC_IOSCR_G1_IO1 TSC_IOSCR_G1_IO1_Msk /*!<GROUP1_IO1 sampling mode */ 6231 #define TSC_IOSCR_G1_IO2_Pos (1U) 6232 #define TSC_IOSCR_G1_IO2_Msk (0x1UL << TSC_IOSCR_G1_IO2_Pos) /*!< 0x00000002 */ 6233 #define TSC_IOSCR_G1_IO2 TSC_IOSCR_G1_IO2_Msk /*!<GROUP1_IO2 sampling mode */ 6234 #define TSC_IOSCR_G1_IO3_Pos (2U) 6235 #define TSC_IOSCR_G1_IO3_Msk (0x1UL << TSC_IOSCR_G1_IO3_Pos) /*!< 0x00000004 */ 6236 #define TSC_IOSCR_G1_IO3 TSC_IOSCR_G1_IO3_Msk /*!<GROUP1_IO3 sampling mode */ 6237 #define TSC_IOSCR_G1_IO4_Pos (3U) 6238 #define TSC_IOSCR_G1_IO4_Msk (0x1UL << TSC_IOSCR_G1_IO4_Pos) /*!< 0x00000008 */ 6239 #define TSC_IOSCR_G1_IO4 TSC_IOSCR_G1_IO4_Msk /*!<GROUP1_IO4 sampling mode */ 6240 #define TSC_IOSCR_G2_IO1_Pos (4U) 6241 #define TSC_IOSCR_G2_IO1_Msk (0x1UL << TSC_IOSCR_G2_IO1_Pos) /*!< 0x00000010 */ 6242 #define TSC_IOSCR_G2_IO1 TSC_IOSCR_G2_IO1_Msk /*!<GROUP2_IO1 sampling mode */ 6243 #define TSC_IOSCR_G2_IO2_Pos (5U) 6244 #define TSC_IOSCR_G2_IO2_Msk (0x1UL << TSC_IOSCR_G2_IO2_Pos) /*!< 0x00000020 */ 6245 #define TSC_IOSCR_G2_IO2 TSC_IOSCR_G2_IO2_Msk /*!<GROUP2_IO2 sampling mode */ 6246 #define TSC_IOSCR_G2_IO3_Pos (6U) 6247 #define TSC_IOSCR_G2_IO3_Msk (0x1UL << TSC_IOSCR_G2_IO3_Pos) /*!< 0x00000040 */ 6248 #define TSC_IOSCR_G2_IO3 TSC_IOSCR_G2_IO3_Msk /*!<GROUP2_IO3 sampling mode */ 6249 #define TSC_IOSCR_G2_IO4_Pos (7U) 6250 #define TSC_IOSCR_G2_IO4_Msk (0x1UL << TSC_IOSCR_G2_IO4_Pos) /*!< 0x00000080 */ 6251 #define TSC_IOSCR_G2_IO4 TSC_IOSCR_G2_IO4_Msk /*!<GROUP2_IO4 sampling mode */ 6252 #define TSC_IOSCR_G3_IO1_Pos (8U) 6253 #define TSC_IOSCR_G3_IO1_Msk (0x1UL << TSC_IOSCR_G3_IO1_Pos) /*!< 0x00000100 */ 6254 #define TSC_IOSCR_G3_IO1 TSC_IOSCR_G3_IO1_Msk /*!<GROUP3_IO1 sampling mode */ 6255 #define TSC_IOSCR_G3_IO2_Pos (9U) 6256 #define TSC_IOSCR_G3_IO2_Msk (0x1UL << TSC_IOSCR_G3_IO2_Pos) /*!< 0x00000200 */ 6257 #define TSC_IOSCR_G3_IO2 TSC_IOSCR_G3_IO2_Msk /*!<GROUP3_IO2 sampling mode */ 6258 #define TSC_IOSCR_G3_IO3_Pos (10U) 6259 #define TSC_IOSCR_G3_IO3_Msk (0x1UL << TSC_IOSCR_G3_IO3_Pos) /*!< 0x00000400 */ 6260 #define TSC_IOSCR_G3_IO3 TSC_IOSCR_G3_IO3_Msk /*!<GROUP3_IO3 sampling mode */ 6261 #define TSC_IOSCR_G3_IO4_Pos (11U) 6262 #define TSC_IOSCR_G3_IO4_Msk (0x1UL << TSC_IOSCR_G3_IO4_Pos) /*!< 0x00000800 */ 6263 #define TSC_IOSCR_G3_IO4 TSC_IOSCR_G3_IO4_Msk /*!<GROUP3_IO4 sampling mode */ 6264 #define TSC_IOSCR_G4_IO1_Pos (12U) 6265 #define TSC_IOSCR_G4_IO1_Msk (0x1UL << TSC_IOSCR_G4_IO1_Pos) /*!< 0x00001000 */ 6266 #define TSC_IOSCR_G4_IO1 TSC_IOSCR_G4_IO1_Msk /*!<GROUP4_IO1 sampling mode */ 6267 #define TSC_IOSCR_G4_IO2_Pos (13U) 6268 #define TSC_IOSCR_G4_IO2_Msk (0x1UL << TSC_IOSCR_G4_IO2_Pos) /*!< 0x00002000 */ 6269 #define TSC_IOSCR_G4_IO2 TSC_IOSCR_G4_IO2_Msk /*!<GROUP4_IO2 sampling mode */ 6270 #define TSC_IOSCR_G4_IO3_Pos (14U) 6271 #define TSC_IOSCR_G4_IO3_Msk (0x1UL << TSC_IOSCR_G4_IO3_Pos) /*!< 0x00004000 */ 6272 #define TSC_IOSCR_G4_IO3 TSC_IOSCR_G4_IO3_Msk /*!<GROUP4_IO3 sampling mode */ 6273 #define TSC_IOSCR_G4_IO4_Pos (15U) 6274 #define TSC_IOSCR_G4_IO4_Msk (0x1UL << TSC_IOSCR_G4_IO4_Pos) /*!< 0x00008000 */ 6275 #define TSC_IOSCR_G4_IO4 TSC_IOSCR_G4_IO4_Msk /*!<GROUP4_IO4 sampling mode */ 6276 #define TSC_IOSCR_G5_IO1_Pos (16U) 6277 #define TSC_IOSCR_G5_IO1_Msk (0x1UL << TSC_IOSCR_G5_IO1_Pos) /*!< 0x00010000 */ 6278 #define TSC_IOSCR_G5_IO1 TSC_IOSCR_G5_IO1_Msk /*!<GROUP5_IO1 sampling mode */ 6279 #define TSC_IOSCR_G5_IO2_Pos (17U) 6280 #define TSC_IOSCR_G5_IO2_Msk (0x1UL << TSC_IOSCR_G5_IO2_Pos) /*!< 0x00020000 */ 6281 #define TSC_IOSCR_G5_IO2 TSC_IOSCR_G5_IO2_Msk /*!<GROUP5_IO2 sampling mode */ 6282 #define TSC_IOSCR_G5_IO3_Pos (18U) 6283 #define TSC_IOSCR_G5_IO3_Msk (0x1UL << TSC_IOSCR_G5_IO3_Pos) /*!< 0x00040000 */ 6284 #define TSC_IOSCR_G5_IO3 TSC_IOSCR_G5_IO3_Msk /*!<GROUP5_IO3 sampling mode */ 6285 #define TSC_IOSCR_G5_IO4_Pos (19U) 6286 #define TSC_IOSCR_G5_IO4_Msk (0x1UL << TSC_IOSCR_G5_IO4_Pos) /*!< 0x00080000 */ 6287 #define TSC_IOSCR_G5_IO4 TSC_IOSCR_G5_IO4_Msk /*!<GROUP5_IO4 sampling mode */ 6288 #define TSC_IOSCR_G6_IO1_Pos (20U) 6289 #define TSC_IOSCR_G6_IO1_Msk (0x1UL << TSC_IOSCR_G6_IO1_Pos) /*!< 0x00100000 */ 6290 #define TSC_IOSCR_G6_IO1 TSC_IOSCR_G6_IO1_Msk /*!<GROUP6_IO1 sampling mode */ 6291 #define TSC_IOSCR_G6_IO2_Pos (21U) 6292 #define TSC_IOSCR_G6_IO2_Msk (0x1UL << TSC_IOSCR_G6_IO2_Pos) /*!< 0x00200000 */ 6293 #define TSC_IOSCR_G6_IO2 TSC_IOSCR_G6_IO2_Msk /*!<GROUP6_IO2 sampling mode */ 6294 #define TSC_IOSCR_G6_IO3_Pos (22U) 6295 #define TSC_IOSCR_G6_IO3_Msk (0x1UL << TSC_IOSCR_G6_IO3_Pos) /*!< 0x00400000 */ 6296 #define TSC_IOSCR_G6_IO3 TSC_IOSCR_G6_IO3_Msk /*!<GROUP6_IO3 sampling mode */ 6297 #define TSC_IOSCR_G6_IO4_Pos (23U) 6298 #define TSC_IOSCR_G6_IO4_Msk (0x1UL << TSC_IOSCR_G6_IO4_Pos) /*!< 0x00800000 */ 6299 #define TSC_IOSCR_G6_IO4 TSC_IOSCR_G6_IO4_Msk /*!<GROUP6_IO4 sampling mode */ 6300 #define TSC_IOSCR_G7_IO1_Pos (24U) 6301 #define TSC_IOSCR_G7_IO1_Msk (0x1UL << TSC_IOSCR_G7_IO1_Pos) /*!< 0x01000000 */ 6302 #define TSC_IOSCR_G7_IO1 TSC_IOSCR_G7_IO1_Msk /*!<GROUP7_IO1 sampling mode */ 6303 #define TSC_IOSCR_G7_IO2_Pos (25U) 6304 #define TSC_IOSCR_G7_IO2_Msk (0x1UL << TSC_IOSCR_G7_IO2_Pos) /*!< 0x02000000 */ 6305 #define TSC_IOSCR_G7_IO2 TSC_IOSCR_G7_IO2_Msk /*!<GROUP7_IO2 sampling mode */ 6306 #define TSC_IOSCR_G7_IO3_Pos (26U) 6307 #define TSC_IOSCR_G7_IO3_Msk (0x1UL << TSC_IOSCR_G7_IO3_Pos) /*!< 0x04000000 */ 6308 #define TSC_IOSCR_G7_IO3 TSC_IOSCR_G7_IO3_Msk /*!<GROUP7_IO3 sampling mode */ 6309 #define TSC_IOSCR_G7_IO4_Pos (27U) 6310 #define TSC_IOSCR_G7_IO4_Msk (0x1UL << TSC_IOSCR_G7_IO4_Pos) /*!< 0x08000000 */ 6311 #define TSC_IOSCR_G7_IO4 TSC_IOSCR_G7_IO4_Msk /*!<GROUP7_IO4 sampling mode */ 6312 #define TSC_IOSCR_G8_IO1_Pos (28U) 6313 #define TSC_IOSCR_G8_IO1_Msk (0x1UL << TSC_IOSCR_G8_IO1_Pos) /*!< 0x10000000 */ 6314 #define TSC_IOSCR_G8_IO1 TSC_IOSCR_G8_IO1_Msk /*!<GROUP8_IO1 sampling mode */ 6315 #define TSC_IOSCR_G8_IO2_Pos (29U) 6316 #define TSC_IOSCR_G8_IO2_Msk (0x1UL << TSC_IOSCR_G8_IO2_Pos) /*!< 0x20000000 */ 6317 #define TSC_IOSCR_G8_IO2 TSC_IOSCR_G8_IO2_Msk /*!<GROUP8_IO2 sampling mode */ 6318 #define TSC_IOSCR_G8_IO3_Pos (30U) 6319 #define TSC_IOSCR_G8_IO3_Msk (0x1UL << TSC_IOSCR_G8_IO3_Pos) /*!< 0x40000000 */ 6320 #define TSC_IOSCR_G8_IO3 TSC_IOSCR_G8_IO3_Msk /*!<GROUP8_IO3 sampling mode */ 6321 #define TSC_IOSCR_G8_IO4_Pos (31U) 6322 #define TSC_IOSCR_G8_IO4_Msk (0x1UL << TSC_IOSCR_G8_IO4_Pos) /*!< 0x80000000 */ 6323 #define TSC_IOSCR_G8_IO4 TSC_IOSCR_G8_IO4_Msk /*!<GROUP8_IO4 sampling mode */ 6324 6325 /******************* Bit definition for TSC_IOCCR register ******************/ 6326 #define TSC_IOCCR_G1_IO1_Pos (0U) 6327 #define TSC_IOCCR_G1_IO1_Msk (0x1UL << TSC_IOCCR_G1_IO1_Pos) /*!< 0x00000001 */ 6328 #define TSC_IOCCR_G1_IO1 TSC_IOCCR_G1_IO1_Msk /*!<GROUP1_IO1 channel mode */ 6329 #define TSC_IOCCR_G1_IO2_Pos (1U) 6330 #define TSC_IOCCR_G1_IO2_Msk (0x1UL << TSC_IOCCR_G1_IO2_Pos) /*!< 0x00000002 */ 6331 #define TSC_IOCCR_G1_IO2 TSC_IOCCR_G1_IO2_Msk /*!<GROUP1_IO2 channel mode */ 6332 #define TSC_IOCCR_G1_IO3_Pos (2U) 6333 #define TSC_IOCCR_G1_IO3_Msk (0x1UL << TSC_IOCCR_G1_IO3_Pos) /*!< 0x00000004 */ 6334 #define TSC_IOCCR_G1_IO3 TSC_IOCCR_G1_IO3_Msk /*!<GROUP1_IO3 channel mode */ 6335 #define TSC_IOCCR_G1_IO4_Pos (3U) 6336 #define TSC_IOCCR_G1_IO4_Msk (0x1UL << TSC_IOCCR_G1_IO4_Pos) /*!< 0x00000008 */ 6337 #define TSC_IOCCR_G1_IO4 TSC_IOCCR_G1_IO4_Msk /*!<GROUP1_IO4 channel mode */ 6338 #define TSC_IOCCR_G2_IO1_Pos (4U) 6339 #define TSC_IOCCR_G2_IO1_Msk (0x1UL << TSC_IOCCR_G2_IO1_Pos) /*!< 0x00000010 */ 6340 #define TSC_IOCCR_G2_IO1 TSC_IOCCR_G2_IO1_Msk /*!<GROUP2_IO1 channel mode */ 6341 #define TSC_IOCCR_G2_IO2_Pos (5U) 6342 #define TSC_IOCCR_G2_IO2_Msk (0x1UL << TSC_IOCCR_G2_IO2_Pos) /*!< 0x00000020 */ 6343 #define TSC_IOCCR_G2_IO2 TSC_IOCCR_G2_IO2_Msk /*!<GROUP2_IO2 channel mode */ 6344 #define TSC_IOCCR_G2_IO3_Pos (6U) 6345 #define TSC_IOCCR_G2_IO3_Msk (0x1UL << TSC_IOCCR_G2_IO3_Pos) /*!< 0x00000040 */ 6346 #define TSC_IOCCR_G2_IO3 TSC_IOCCR_G2_IO3_Msk /*!<GROUP2_IO3 channel mode */ 6347 #define TSC_IOCCR_G2_IO4_Pos (7U) 6348 #define TSC_IOCCR_G2_IO4_Msk (0x1UL << TSC_IOCCR_G2_IO4_Pos) /*!< 0x00000080 */ 6349 #define TSC_IOCCR_G2_IO4 TSC_IOCCR_G2_IO4_Msk /*!<GROUP2_IO4 channel mode */ 6350 #define TSC_IOCCR_G3_IO1_Pos (8U) 6351 #define TSC_IOCCR_G3_IO1_Msk (0x1UL << TSC_IOCCR_G3_IO1_Pos) /*!< 0x00000100 */ 6352 #define TSC_IOCCR_G3_IO1 TSC_IOCCR_G3_IO1_Msk /*!<GROUP3_IO1 channel mode */ 6353 #define TSC_IOCCR_G3_IO2_Pos (9U) 6354 #define TSC_IOCCR_G3_IO2_Msk (0x1UL << TSC_IOCCR_G3_IO2_Pos) /*!< 0x00000200 */ 6355 #define TSC_IOCCR_G3_IO2 TSC_IOCCR_G3_IO2_Msk /*!<GROUP3_IO2 channel mode */ 6356 #define TSC_IOCCR_G3_IO3_Pos (10U) 6357 #define TSC_IOCCR_G3_IO3_Msk (0x1UL << TSC_IOCCR_G3_IO3_Pos) /*!< 0x00000400 */ 6358 #define TSC_IOCCR_G3_IO3 TSC_IOCCR_G3_IO3_Msk /*!<GROUP3_IO3 channel mode */ 6359 #define TSC_IOCCR_G3_IO4_Pos (11U) 6360 #define TSC_IOCCR_G3_IO4_Msk (0x1UL << TSC_IOCCR_G3_IO4_Pos) /*!< 0x00000800 */ 6361 #define TSC_IOCCR_G3_IO4 TSC_IOCCR_G3_IO4_Msk /*!<GROUP3_IO4 channel mode */ 6362 #define TSC_IOCCR_G4_IO1_Pos (12U) 6363 #define TSC_IOCCR_G4_IO1_Msk (0x1UL << TSC_IOCCR_G4_IO1_Pos) /*!< 0x00001000 */ 6364 #define TSC_IOCCR_G4_IO1 TSC_IOCCR_G4_IO1_Msk /*!<GROUP4_IO1 channel mode */ 6365 #define TSC_IOCCR_G4_IO2_Pos (13U) 6366 #define TSC_IOCCR_G4_IO2_Msk (0x1UL << TSC_IOCCR_G4_IO2_Pos) /*!< 0x00002000 */ 6367 #define TSC_IOCCR_G4_IO2 TSC_IOCCR_G4_IO2_Msk /*!<GROUP4_IO2 channel mode */ 6368 #define TSC_IOCCR_G4_IO3_Pos (14U) 6369 #define TSC_IOCCR_G4_IO3_Msk (0x1UL << TSC_IOCCR_G4_IO3_Pos) /*!< 0x00004000 */ 6370 #define TSC_IOCCR_G4_IO3 TSC_IOCCR_G4_IO3_Msk /*!<GROUP4_IO3 channel mode */ 6371 #define TSC_IOCCR_G4_IO4_Pos (15U) 6372 #define TSC_IOCCR_G4_IO4_Msk (0x1UL << TSC_IOCCR_G4_IO4_Pos) /*!< 0x00008000 */ 6373 #define TSC_IOCCR_G4_IO4 TSC_IOCCR_G4_IO4_Msk /*!<GROUP4_IO4 channel mode */ 6374 #define TSC_IOCCR_G5_IO1_Pos (16U) 6375 #define TSC_IOCCR_G5_IO1_Msk (0x1UL << TSC_IOCCR_G5_IO1_Pos) /*!< 0x00010000 */ 6376 #define TSC_IOCCR_G5_IO1 TSC_IOCCR_G5_IO1_Msk /*!<GROUP5_IO1 channel mode */ 6377 #define TSC_IOCCR_G5_IO2_Pos (17U) 6378 #define TSC_IOCCR_G5_IO2_Msk (0x1UL << TSC_IOCCR_G5_IO2_Pos) /*!< 0x00020000 */ 6379 #define TSC_IOCCR_G5_IO2 TSC_IOCCR_G5_IO2_Msk /*!<GROUP5_IO2 channel mode */ 6380 #define TSC_IOCCR_G5_IO3_Pos (18U) 6381 #define TSC_IOCCR_G5_IO3_Msk (0x1UL << TSC_IOCCR_G5_IO3_Pos) /*!< 0x00040000 */ 6382 #define TSC_IOCCR_G5_IO3 TSC_IOCCR_G5_IO3_Msk /*!<GROUP5_IO3 channel mode */ 6383 #define TSC_IOCCR_G5_IO4_Pos (19U) 6384 #define TSC_IOCCR_G5_IO4_Msk (0x1UL << TSC_IOCCR_G5_IO4_Pos) /*!< 0x00080000 */ 6385 #define TSC_IOCCR_G5_IO4 TSC_IOCCR_G5_IO4_Msk /*!<GROUP5_IO4 channel mode */ 6386 #define TSC_IOCCR_G6_IO1_Pos (20U) 6387 #define TSC_IOCCR_G6_IO1_Msk (0x1UL << TSC_IOCCR_G6_IO1_Pos) /*!< 0x00100000 */ 6388 #define TSC_IOCCR_G6_IO1 TSC_IOCCR_G6_IO1_Msk /*!<GROUP6_IO1 channel mode */ 6389 #define TSC_IOCCR_G6_IO2_Pos (21U) 6390 #define TSC_IOCCR_G6_IO2_Msk (0x1UL << TSC_IOCCR_G6_IO2_Pos) /*!< 0x00200000 */ 6391 #define TSC_IOCCR_G6_IO2 TSC_IOCCR_G6_IO2_Msk /*!<GROUP6_IO2 channel mode */ 6392 #define TSC_IOCCR_G6_IO3_Pos (22U) 6393 #define TSC_IOCCR_G6_IO3_Msk (0x1UL << TSC_IOCCR_G6_IO3_Pos) /*!< 0x00400000 */ 6394 #define TSC_IOCCR_G6_IO3 TSC_IOCCR_G6_IO3_Msk /*!<GROUP6_IO3 channel mode */ 6395 #define TSC_IOCCR_G6_IO4_Pos (23U) 6396 #define TSC_IOCCR_G6_IO4_Msk (0x1UL << TSC_IOCCR_G6_IO4_Pos) /*!< 0x00800000 */ 6397 #define TSC_IOCCR_G6_IO4 TSC_IOCCR_G6_IO4_Msk /*!<GROUP6_IO4 channel mode */ 6398 #define TSC_IOCCR_G7_IO1_Pos (24U) 6399 #define TSC_IOCCR_G7_IO1_Msk (0x1UL << TSC_IOCCR_G7_IO1_Pos) /*!< 0x01000000 */ 6400 #define TSC_IOCCR_G7_IO1 TSC_IOCCR_G7_IO1_Msk /*!<GROUP7_IO1 channel mode */ 6401 #define TSC_IOCCR_G7_IO2_Pos (25U) 6402 #define TSC_IOCCR_G7_IO2_Msk (0x1UL << TSC_IOCCR_G7_IO2_Pos) /*!< 0x02000000 */ 6403 #define TSC_IOCCR_G7_IO2 TSC_IOCCR_G7_IO2_Msk /*!<GROUP7_IO2 channel mode */ 6404 #define TSC_IOCCR_G7_IO3_Pos (26U) 6405 #define TSC_IOCCR_G7_IO3_Msk (0x1UL << TSC_IOCCR_G7_IO3_Pos) /*!< 0x04000000 */ 6406 #define TSC_IOCCR_G7_IO3 TSC_IOCCR_G7_IO3_Msk /*!<GROUP7_IO3 channel mode */ 6407 #define TSC_IOCCR_G7_IO4_Pos (27U) 6408 #define TSC_IOCCR_G7_IO4_Msk (0x1UL << TSC_IOCCR_G7_IO4_Pos) /*!< 0x08000000 */ 6409 #define TSC_IOCCR_G7_IO4 TSC_IOCCR_G7_IO4_Msk /*!<GROUP7_IO4 channel mode */ 6410 #define TSC_IOCCR_G8_IO1_Pos (28U) 6411 #define TSC_IOCCR_G8_IO1_Msk (0x1UL << TSC_IOCCR_G8_IO1_Pos) /*!< 0x10000000 */ 6412 #define TSC_IOCCR_G8_IO1 TSC_IOCCR_G8_IO1_Msk /*!<GROUP8_IO1 channel mode */ 6413 #define TSC_IOCCR_G8_IO2_Pos (29U) 6414 #define TSC_IOCCR_G8_IO2_Msk (0x1UL << TSC_IOCCR_G8_IO2_Pos) /*!< 0x20000000 */ 6415 #define TSC_IOCCR_G8_IO2 TSC_IOCCR_G8_IO2_Msk /*!<GROUP8_IO2 channel mode */ 6416 #define TSC_IOCCR_G8_IO3_Pos (30U) 6417 #define TSC_IOCCR_G8_IO3_Msk (0x1UL << TSC_IOCCR_G8_IO3_Pos) /*!< 0x40000000 */ 6418 #define TSC_IOCCR_G8_IO3 TSC_IOCCR_G8_IO3_Msk /*!<GROUP8_IO3 channel mode */ 6419 #define TSC_IOCCR_G8_IO4_Pos (31U) 6420 #define TSC_IOCCR_G8_IO4_Msk (0x1UL << TSC_IOCCR_G8_IO4_Pos) /*!< 0x80000000 */ 6421 #define TSC_IOCCR_G8_IO4 TSC_IOCCR_G8_IO4_Msk /*!<GROUP8_IO4 channel mode */ 6422 6423 /******************* Bit definition for TSC_IOGCSR register *****************/ 6424 #define TSC_IOGCSR_G1E_Pos (0U) 6425 #define TSC_IOGCSR_G1E_Msk (0x1UL << TSC_IOGCSR_G1E_Pos) /*!< 0x00000001 */ 6426 #define TSC_IOGCSR_G1E TSC_IOGCSR_G1E_Msk /*!<Analog IO GROUP1 enable */ 6427 #define TSC_IOGCSR_G2E_Pos (1U) 6428 #define TSC_IOGCSR_G2E_Msk (0x1UL << TSC_IOGCSR_G2E_Pos) /*!< 0x00000002 */ 6429 #define TSC_IOGCSR_G2E TSC_IOGCSR_G2E_Msk /*!<Analog IO GROUP2 enable */ 6430 #define TSC_IOGCSR_G3E_Pos (2U) 6431 #define TSC_IOGCSR_G3E_Msk (0x1UL << TSC_IOGCSR_G3E_Pos) /*!< 0x00000004 */ 6432 #define TSC_IOGCSR_G3E TSC_IOGCSR_G3E_Msk /*!<Analog IO GROUP3 enable */ 6433 #define TSC_IOGCSR_G4E_Pos (3U) 6434 #define TSC_IOGCSR_G4E_Msk (0x1UL << TSC_IOGCSR_G4E_Pos) /*!< 0x00000008 */ 6435 #define TSC_IOGCSR_G4E TSC_IOGCSR_G4E_Msk /*!<Analog IO GROUP4 enable */ 6436 #define TSC_IOGCSR_G5E_Pos (4U) 6437 #define TSC_IOGCSR_G5E_Msk (0x1UL << TSC_IOGCSR_G5E_Pos) /*!< 0x00000010 */ 6438 #define TSC_IOGCSR_G5E TSC_IOGCSR_G5E_Msk /*!<Analog IO GROUP5 enable */ 6439 #define TSC_IOGCSR_G6E_Pos (5U) 6440 #define TSC_IOGCSR_G6E_Msk (0x1UL << TSC_IOGCSR_G6E_Pos) /*!< 0x00000020 */ 6441 #define TSC_IOGCSR_G6E TSC_IOGCSR_G6E_Msk /*!<Analog IO GROUP6 enable */ 6442 #define TSC_IOGCSR_G7E_Pos (6U) 6443 #define TSC_IOGCSR_G7E_Msk (0x1UL << TSC_IOGCSR_G7E_Pos) /*!< 0x00000040 */ 6444 #define TSC_IOGCSR_G7E TSC_IOGCSR_G7E_Msk /*!<Analog IO GROUP7 enable */ 6445 #define TSC_IOGCSR_G8E_Pos (7U) 6446 #define TSC_IOGCSR_G8E_Msk (0x1UL << TSC_IOGCSR_G8E_Pos) /*!< 0x00000080 */ 6447 #define TSC_IOGCSR_G8E TSC_IOGCSR_G8E_Msk /*!<Analog IO GROUP8 enable */ 6448 #define TSC_IOGCSR_G1S_Pos (16U) 6449 #define TSC_IOGCSR_G1S_Msk (0x1UL << TSC_IOGCSR_G1S_Pos) /*!< 0x00010000 */ 6450 #define TSC_IOGCSR_G1S TSC_IOGCSR_G1S_Msk /*!<Analog IO GROUP1 status */ 6451 #define TSC_IOGCSR_G2S_Pos (17U) 6452 #define TSC_IOGCSR_G2S_Msk (0x1UL << TSC_IOGCSR_G2S_Pos) /*!< 0x00020000 */ 6453 #define TSC_IOGCSR_G2S TSC_IOGCSR_G2S_Msk /*!<Analog IO GROUP2 status */ 6454 #define TSC_IOGCSR_G3S_Pos (18U) 6455 #define TSC_IOGCSR_G3S_Msk (0x1UL << TSC_IOGCSR_G3S_Pos) /*!< 0x00040000 */ 6456 #define TSC_IOGCSR_G3S TSC_IOGCSR_G3S_Msk /*!<Analog IO GROUP3 status */ 6457 #define TSC_IOGCSR_G4S_Pos (19U) 6458 #define TSC_IOGCSR_G4S_Msk (0x1UL << TSC_IOGCSR_G4S_Pos) /*!< 0x00080000 */ 6459 #define TSC_IOGCSR_G4S TSC_IOGCSR_G4S_Msk /*!<Analog IO GROUP4 status */ 6460 #define TSC_IOGCSR_G5S_Pos (20U) 6461 #define TSC_IOGCSR_G5S_Msk (0x1UL << TSC_IOGCSR_G5S_Pos) /*!< 0x00100000 */ 6462 #define TSC_IOGCSR_G5S TSC_IOGCSR_G5S_Msk /*!<Analog IO GROUP5 status */ 6463 #define TSC_IOGCSR_G6S_Pos (21U) 6464 #define TSC_IOGCSR_G6S_Msk (0x1UL << TSC_IOGCSR_G6S_Pos) /*!< 0x00200000 */ 6465 #define TSC_IOGCSR_G6S TSC_IOGCSR_G6S_Msk /*!<Analog IO GROUP6 status */ 6466 #define TSC_IOGCSR_G7S_Pos (22U) 6467 #define TSC_IOGCSR_G7S_Msk (0x1UL << TSC_IOGCSR_G7S_Pos) /*!< 0x00400000 */ 6468 #define TSC_IOGCSR_G7S TSC_IOGCSR_G7S_Msk /*!<Analog IO GROUP7 status */ 6469 #define TSC_IOGCSR_G8S_Pos (23U) 6470 #define TSC_IOGCSR_G8S_Msk (0x1UL << TSC_IOGCSR_G8S_Pos) /*!< 0x00800000 */ 6471 #define TSC_IOGCSR_G8S TSC_IOGCSR_G8S_Msk /*!<Analog IO GROUP8 status */ 6472 6473 /******************* Bit definition for TSC_IOGXCR register *****************/ 6474 #define TSC_IOGXCR_CNT_Pos (0U) 6475 #define TSC_IOGXCR_CNT_Msk (0x3FFFUL << TSC_IOGXCR_CNT_Pos) /*!< 0x00003FFF */ 6476 #define TSC_IOGXCR_CNT TSC_IOGXCR_CNT_Msk /*!<CNT[13:0] bits (Counter value) */ 6477 6478 /******************************************************************************/ 6479 /* */ 6480 /* Universal Synchronous Asynchronous Receiver Transmitter (USART) */ 6481 /* */ 6482 /******************************************************************************/ 6483 6484 /* 6485 * @brief Specific device feature definitions (not present on all devices in the STM32L0 family) 6486 */ 6487 /* Note: No specific macro feature on this device */ 6488 6489 /****************** Bit definition for USART_CR1 register *******************/ 6490 #define USART_CR1_UE_Pos (0U) 6491 #define USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos) /*!< 0x00000001 */ 6492 #define USART_CR1_UE USART_CR1_UE_Msk /*!< USART Enable */ 6493 #define USART_CR1_UESM_Pos (1U) 6494 #define USART_CR1_UESM_Msk (0x1UL << USART_CR1_UESM_Pos) /*!< 0x00000002 */ 6495 #define USART_CR1_UESM USART_CR1_UESM_Msk /*!< USART Enable in STOP Mode */ 6496 #define USART_CR1_RE_Pos (2U) 6497 #define USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos) /*!< 0x00000004 */ 6498 #define USART_CR1_RE USART_CR1_RE_Msk /*!< Receiver Enable */ 6499 #define USART_CR1_TE_Pos (3U) 6500 #define USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos) /*!< 0x00000008 */ 6501 #define USART_CR1_TE USART_CR1_TE_Msk /*!< Transmitter Enable */ 6502 #define USART_CR1_IDLEIE_Pos (4U) 6503 #define USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos) /*!< 0x00000010 */ 6504 #define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk /*!< IDLE Interrupt Enable */ 6505 #define USART_CR1_RXNEIE_Pos (5U) 6506 #define USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos) /*!< 0x00000020 */ 6507 #define USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk /*!< RXNE Interrupt Enable */ 6508 #define USART_CR1_TCIE_Pos (6U) 6509 #define USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos) /*!< 0x00000040 */ 6510 #define USART_CR1_TCIE USART_CR1_TCIE_Msk /*!< Transmission Complete Interrupt Enable */ 6511 #define USART_CR1_TXEIE_Pos (7U) 6512 #define USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos) /*!< 0x00000080 */ 6513 #define USART_CR1_TXEIE USART_CR1_TXEIE_Msk /*!< TXE Interrupt Enable */ 6514 #define USART_CR1_PEIE_Pos (8U) 6515 #define USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos) /*!< 0x00000100 */ 6516 #define USART_CR1_PEIE USART_CR1_PEIE_Msk /*!< PE Interrupt Enable */ 6517 #define USART_CR1_PS_Pos (9U) 6518 #define USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos) /*!< 0x00000200 */ 6519 #define USART_CR1_PS USART_CR1_PS_Msk /*!< Parity Selection */ 6520 #define USART_CR1_PCE_Pos (10U) 6521 #define USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos) /*!< 0x00000400 */ 6522 #define USART_CR1_PCE USART_CR1_PCE_Msk /*!< Parity Control Enable */ 6523 #define USART_CR1_WAKE_Pos (11U) 6524 #define USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos) /*!< 0x00000800 */ 6525 #define USART_CR1_WAKE USART_CR1_WAKE_Msk /*!< Receiver Wakeup method */ 6526 #define USART_CR1_M_Pos (12U) 6527 #define USART_CR1_M_Msk (0x10001UL << USART_CR1_M_Pos) /*!< 0x10001000 */ 6528 #define USART_CR1_M USART_CR1_M_Msk /*!< Word length */ 6529 #define USART_CR1_M0_Pos (12U) 6530 #define USART_CR1_M0_Msk (0x1UL << USART_CR1_M0_Pos) /*!< 0x00001000 */ 6531 #define USART_CR1_M0 USART_CR1_M0_Msk /*!< Word length - Bit 0 */ 6532 #define USART_CR1_MME_Pos (13U) 6533 #define USART_CR1_MME_Msk (0x1UL << USART_CR1_MME_Pos) /*!< 0x00002000 */ 6534 #define USART_CR1_MME USART_CR1_MME_Msk /*!< Mute Mode Enable */ 6535 #define USART_CR1_CMIE_Pos (14U) 6536 #define USART_CR1_CMIE_Msk (0x1UL << USART_CR1_CMIE_Pos) /*!< 0x00004000 */ 6537 #define USART_CR1_CMIE USART_CR1_CMIE_Msk /*!< Character match interrupt enable */ 6538 #define USART_CR1_OVER8_Pos (15U) 6539 #define USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos) /*!< 0x00008000 */ 6540 #define USART_CR1_OVER8 USART_CR1_OVER8_Msk /*!< Oversampling by 8-bit or 16-bit mode */ 6541 #define USART_CR1_DEDT_Pos (16U) 6542 #define USART_CR1_DEDT_Msk (0x1FUL << USART_CR1_DEDT_Pos) /*!< 0x001F0000 */ 6543 #define USART_CR1_DEDT USART_CR1_DEDT_Msk /*!< DEDT[4:0] bits (Driver Enable Deassertion Time) */ 6544 #define USART_CR1_DEDT_0 (0x01UL << USART_CR1_DEDT_Pos) /*!< 0x00010000 */ 6545 #define USART_CR1_DEDT_1 (0x02UL << USART_CR1_DEDT_Pos) /*!< 0x00020000 */ 6546 #define USART_CR1_DEDT_2 (0x04UL << USART_CR1_DEDT_Pos) /*!< 0x00040000 */ 6547 #define USART_CR1_DEDT_3 (0x08UL << USART_CR1_DEDT_Pos) /*!< 0x00080000 */ 6548 #define USART_CR1_DEDT_4 (0x10UL << USART_CR1_DEDT_Pos) /*!< 0x00100000 */ 6549 #define USART_CR1_DEAT_Pos (21U) 6550 #define USART_CR1_DEAT_Msk (0x1FUL << USART_CR1_DEAT_Pos) /*!< 0x03E00000 */ 6551 #define USART_CR1_DEAT USART_CR1_DEAT_Msk /*!< DEAT[4:0] bits (Driver Enable Assertion Time) */ 6552 #define USART_CR1_DEAT_0 (0x01UL << USART_CR1_DEAT_Pos) /*!< 0x00200000 */ 6553 #define USART_CR1_DEAT_1 (0x02UL << USART_CR1_DEAT_Pos) /*!< 0x00400000 */ 6554 #define USART_CR1_DEAT_2 (0x04UL << USART_CR1_DEAT_Pos) /*!< 0x00800000 */ 6555 #define USART_CR1_DEAT_3 (0x08UL << USART_CR1_DEAT_Pos) /*!< 0x01000000 */ 6556 #define USART_CR1_DEAT_4 (0x10UL << USART_CR1_DEAT_Pos) /*!< 0x02000000 */ 6557 #define USART_CR1_RTOIE_Pos (26U) 6558 #define USART_CR1_RTOIE_Msk (0x1UL << USART_CR1_RTOIE_Pos) /*!< 0x04000000 */ 6559 #define USART_CR1_RTOIE USART_CR1_RTOIE_Msk /*!< Receive Time Out interrupt enable */ 6560 #define USART_CR1_EOBIE_Pos (27U) 6561 #define USART_CR1_EOBIE_Msk (0x1UL << USART_CR1_EOBIE_Pos) /*!< 0x08000000 */ 6562 #define USART_CR1_EOBIE USART_CR1_EOBIE_Msk /*!< End of Block interrupt enable */ 6563 #define USART_CR1_M1_Pos (28U) 6564 #define USART_CR1_M1_Msk (0x1UL << USART_CR1_M1_Pos) /*!< 0x10000000 */ 6565 #define USART_CR1_M1 USART_CR1_M1_Msk /*!< Word length - Bit 1 */ 6566 /****************** Bit definition for USART_CR2 register *******************/ 6567 #define USART_CR2_ADDM7_Pos (4U) 6568 #define USART_CR2_ADDM7_Msk (0x1UL << USART_CR2_ADDM7_Pos) /*!< 0x00000010 */ 6569 #define USART_CR2_ADDM7 USART_CR2_ADDM7_Msk /*!< 7-bit or 4-bit Address Detection */ 6570 #define USART_CR2_LBDL_Pos (5U) 6571 #define USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos) /*!< 0x00000020 */ 6572 #define USART_CR2_LBDL USART_CR2_LBDL_Msk /*!< LIN Break Detection Length */ 6573 #define USART_CR2_LBDIE_Pos (6U) 6574 #define USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos) /*!< 0x00000040 */ 6575 #define USART_CR2_LBDIE USART_CR2_LBDIE_Msk /*!< LIN Break Detection Interrupt Enable */ 6576 #define USART_CR2_LBCL_Pos (8U) 6577 #define USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos) /*!< 0x00000100 */ 6578 #define USART_CR2_LBCL USART_CR2_LBCL_Msk /*!< Last Bit Clock pulse */ 6579 #define USART_CR2_CPHA_Pos (9U) 6580 #define USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos) /*!< 0x00000200 */ 6581 #define USART_CR2_CPHA USART_CR2_CPHA_Msk /*!< Clock Phase */ 6582 #define USART_CR2_CPOL_Pos (10U) 6583 #define USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos) /*!< 0x00000400 */ 6584 #define USART_CR2_CPOL USART_CR2_CPOL_Msk /*!< Clock Polarity */ 6585 #define USART_CR2_CLKEN_Pos (11U) 6586 #define USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos) /*!< 0x00000800 */ 6587 #define USART_CR2_CLKEN USART_CR2_CLKEN_Msk /*!< Clock Enable */ 6588 #define USART_CR2_STOP_Pos (12U) 6589 #define USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos) /*!< 0x00003000 */ 6590 #define USART_CR2_STOP USART_CR2_STOP_Msk /*!< STOP[1:0] bits (STOP bits) */ 6591 #define USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos) /*!< 0x00001000 */ 6592 #define USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos) /*!< 0x00002000 */ 6593 #define USART_CR2_LINEN_Pos (14U) 6594 #define USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos) /*!< 0x00004000 */ 6595 #define USART_CR2_LINEN USART_CR2_LINEN_Msk /*!< LIN mode enable */ 6596 #define USART_CR2_SWAP_Pos (15U) 6597 #define USART_CR2_SWAP_Msk (0x1UL << USART_CR2_SWAP_Pos) /*!< 0x00008000 */ 6598 #define USART_CR2_SWAP USART_CR2_SWAP_Msk /*!< SWAP TX/RX pins */ 6599 #define USART_CR2_RXINV_Pos (16U) 6600 #define USART_CR2_RXINV_Msk (0x1UL << USART_CR2_RXINV_Pos) /*!< 0x00010000 */ 6601 #define USART_CR2_RXINV USART_CR2_RXINV_Msk /*!< RX pin active level inversion */ 6602 #define USART_CR2_TXINV_Pos (17U) 6603 #define USART_CR2_TXINV_Msk (0x1UL << USART_CR2_TXINV_Pos) /*!< 0x00020000 */ 6604 #define USART_CR2_TXINV USART_CR2_TXINV_Msk /*!< TX pin active level inversion */ 6605 #define USART_CR2_DATAINV_Pos (18U) 6606 #define USART_CR2_DATAINV_Msk (0x1UL << USART_CR2_DATAINV_Pos) /*!< 0x00040000 */ 6607 #define USART_CR2_DATAINV USART_CR2_DATAINV_Msk /*!< Binary data inversion */ 6608 #define USART_CR2_MSBFIRST_Pos (19U) 6609 #define USART_CR2_MSBFIRST_Msk (0x1UL << USART_CR2_MSBFIRST_Pos) /*!< 0x00080000 */ 6610 #define USART_CR2_MSBFIRST USART_CR2_MSBFIRST_Msk /*!< Most Significant Bit First */ 6611 #define USART_CR2_ABREN_Pos (20U) 6612 #define USART_CR2_ABREN_Msk (0x1UL << USART_CR2_ABREN_Pos) /*!< 0x00100000 */ 6613 #define USART_CR2_ABREN USART_CR2_ABREN_Msk /*!< Auto Baud-Rate Enable*/ 6614 #define USART_CR2_ABRMODE_Pos (21U) 6615 #define USART_CR2_ABRMODE_Msk (0x3UL << USART_CR2_ABRMODE_Pos) /*!< 0x00600000 */ 6616 #define USART_CR2_ABRMODE USART_CR2_ABRMODE_Msk /*!< ABRMOD[1:0] bits (Auto Baud-Rate Mode) */ 6617 #define USART_CR2_ABRMODE_0 (0x1UL << USART_CR2_ABRMODE_Pos) /*!< 0x00200000 */ 6618 #define USART_CR2_ABRMODE_1 (0x2UL << USART_CR2_ABRMODE_Pos) /*!< 0x00400000 */ 6619 #define USART_CR2_RTOEN_Pos (23U) 6620 #define USART_CR2_RTOEN_Msk (0x1UL << USART_CR2_RTOEN_Pos) /*!< 0x00800000 */ 6621 #define USART_CR2_RTOEN USART_CR2_RTOEN_Msk /*!< Receiver Time-Out enable */ 6622 #define USART_CR2_ADD_Pos (24U) 6623 #define USART_CR2_ADD_Msk (0xFFUL << USART_CR2_ADD_Pos) /*!< 0xFF000000 */ 6624 #define USART_CR2_ADD USART_CR2_ADD_Msk /*!< Address of the USART node */ 6625 6626 /****************** Bit definition for USART_CR3 register *******************/ 6627 #define USART_CR3_EIE_Pos (0U) 6628 #define USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos) /*!< 0x00000001 */ 6629 #define USART_CR3_EIE USART_CR3_EIE_Msk /*!< Error Interrupt Enable */ 6630 #define USART_CR3_IREN_Pos (1U) 6631 #define USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos) /*!< 0x00000002 */ 6632 #define USART_CR3_IREN USART_CR3_IREN_Msk /*!< IrDA mode Enable */ 6633 #define USART_CR3_IRLP_Pos (2U) 6634 #define USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos) /*!< 0x00000004 */ 6635 #define USART_CR3_IRLP USART_CR3_IRLP_Msk /*!< IrDA Low-Power */ 6636 #define USART_CR3_HDSEL_Pos (3U) 6637 #define USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos) /*!< 0x00000008 */ 6638 #define USART_CR3_HDSEL USART_CR3_HDSEL_Msk /*!< Half-Duplex Selection */ 6639 #define USART_CR3_NACK_Pos (4U) 6640 #define USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos) /*!< 0x00000010 */ 6641 #define USART_CR3_NACK USART_CR3_NACK_Msk /*!< SmartCard NACK enable */ 6642 #define USART_CR3_SCEN_Pos (5U) 6643 #define USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos) /*!< 0x00000020 */ 6644 #define USART_CR3_SCEN USART_CR3_SCEN_Msk /*!< SmartCard mode enable */ 6645 #define USART_CR3_DMAR_Pos (6U) 6646 #define USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos) /*!< 0x00000040 */ 6647 #define USART_CR3_DMAR USART_CR3_DMAR_Msk /*!< DMA Enable Receiver */ 6648 #define USART_CR3_DMAT_Pos (7U) 6649 #define USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos) /*!< 0x00000080 */ 6650 #define USART_CR3_DMAT USART_CR3_DMAT_Msk /*!< DMA Enable Transmitter */ 6651 #define USART_CR3_RTSE_Pos (8U) 6652 #define USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos) /*!< 0x00000100 */ 6653 #define USART_CR3_RTSE USART_CR3_RTSE_Msk /*!< RTS Enable */ 6654 #define USART_CR3_CTSE_Pos (9U) 6655 #define USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos) /*!< 0x00000200 */ 6656 #define USART_CR3_CTSE USART_CR3_CTSE_Msk /*!< CTS Enable */ 6657 #define USART_CR3_CTSIE_Pos (10U) 6658 #define USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos) /*!< 0x00000400 */ 6659 #define USART_CR3_CTSIE USART_CR3_CTSIE_Msk /*!< CTS Interrupt Enable */ 6660 #define USART_CR3_ONEBIT_Pos (11U) 6661 #define USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos) /*!< 0x00000800 */ 6662 #define USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk /*!< One sample bit method enable */ 6663 #define USART_CR3_OVRDIS_Pos (12U) 6664 #define USART_CR3_OVRDIS_Msk (0x1UL << USART_CR3_OVRDIS_Pos) /*!< 0x00001000 */ 6665 #define USART_CR3_OVRDIS USART_CR3_OVRDIS_Msk /*!< Overrun Disable */ 6666 #define USART_CR3_DDRE_Pos (13U) 6667 #define USART_CR3_DDRE_Msk (0x1UL << USART_CR3_DDRE_Pos) /*!< 0x00002000 */ 6668 #define USART_CR3_DDRE USART_CR3_DDRE_Msk /*!< DMA Disable on Reception Error */ 6669 #define USART_CR3_DEM_Pos (14U) 6670 #define USART_CR3_DEM_Msk (0x1UL << USART_CR3_DEM_Pos) /*!< 0x00004000 */ 6671 #define USART_CR3_DEM USART_CR3_DEM_Msk /*!< Driver Enable Mode */ 6672 #define USART_CR3_DEP_Pos (15U) 6673 #define USART_CR3_DEP_Msk (0x1UL << USART_CR3_DEP_Pos) /*!< 0x00008000 */ 6674 #define USART_CR3_DEP USART_CR3_DEP_Msk /*!< Driver Enable Polarity Selection */ 6675 #define USART_CR3_SCARCNT_Pos (17U) 6676 #define USART_CR3_SCARCNT_Msk (0x7UL << USART_CR3_SCARCNT_Pos) /*!< 0x000E0000 */ 6677 #define USART_CR3_SCARCNT USART_CR3_SCARCNT_Msk /*!< SCARCNT[2:0] bits (SmartCard Auto-Retry Count) */ 6678 #define USART_CR3_SCARCNT_0 (0x1UL << USART_CR3_SCARCNT_Pos) /*!< 0x00020000 */ 6679 #define USART_CR3_SCARCNT_1 (0x2UL << USART_CR3_SCARCNT_Pos) /*!< 0x00040000 */ 6680 #define USART_CR3_SCARCNT_2 (0x4UL << USART_CR3_SCARCNT_Pos) /*!< 0x00080000 */ 6681 #define USART_CR3_WUS_Pos (20U) 6682 #define USART_CR3_WUS_Msk (0x3UL << USART_CR3_WUS_Pos) /*!< 0x00300000 */ 6683 #define USART_CR3_WUS USART_CR3_WUS_Msk /*!< WUS[1:0] bits (Wake UP Interrupt Flag Selection) */ 6684 #define USART_CR3_WUS_0 (0x1UL << USART_CR3_WUS_Pos) /*!< 0x00100000 */ 6685 #define USART_CR3_WUS_1 (0x2UL << USART_CR3_WUS_Pos) /*!< 0x00200000 */ 6686 #define USART_CR3_WUFIE_Pos (22U) 6687 #define USART_CR3_WUFIE_Msk (0x1UL << USART_CR3_WUFIE_Pos) /*!< 0x00400000 */ 6688 #define USART_CR3_WUFIE USART_CR3_WUFIE_Msk /*!< Wake Up Interrupt Enable */ 6689 #define USART_CR3_UCESM_Pos (23U) 6690 #define USART_CR3_UCESM_Msk (0x1UL << USART_CR3_UCESM_Pos) /*!< 0x00800000 */ 6691 #define USART_CR3_UCESM USART_CR3_UCESM_Msk /*!< Clock Enable in Stop mode */ 6692 6693 /****************** Bit definition for USART_BRR register *******************/ 6694 #define USART_BRR_DIV_FRACTION_Pos (0U) 6695 #define USART_BRR_DIV_FRACTION_Msk (0xFUL << USART_BRR_DIV_FRACTION_Pos) /*!< 0x0000000F */ 6696 #define USART_BRR_DIV_FRACTION USART_BRR_DIV_FRACTION_Msk /*!< Fraction of USARTDIV */ 6697 #define USART_BRR_DIV_MANTISSA_Pos (4U) 6698 #define USART_BRR_DIV_MANTISSA_Msk (0xFFFUL << USART_BRR_DIV_MANTISSA_Pos) /*!< 0x0000FFF0 */ 6699 #define USART_BRR_DIV_MANTISSA USART_BRR_DIV_MANTISSA_Msk /*!< Mantissa of USARTDIV */ 6700 6701 /****************** Bit definition for USART_GTPR register ******************/ 6702 #define USART_GTPR_PSC_Pos (0U) 6703 #define USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos) /*!< 0x000000FF */ 6704 #define USART_GTPR_PSC USART_GTPR_PSC_Msk /*!< PSC[7:0] bits (Prescaler value) */ 6705 #define USART_GTPR_GT_Pos (8U) 6706 #define USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos) /*!< 0x0000FF00 */ 6707 #define USART_GTPR_GT USART_GTPR_GT_Msk /*!< GT[7:0] bits (Guard time value) */ 6708 6709 6710 /******************* Bit definition for USART_RTOR register *****************/ 6711 #define USART_RTOR_RTO_Pos (0U) 6712 #define USART_RTOR_RTO_Msk (0xFFFFFFUL << USART_RTOR_RTO_Pos) /*!< 0x00FFFFFF */ 6713 #define USART_RTOR_RTO USART_RTOR_RTO_Msk /*!< Receiver Time Out Value */ 6714 #define USART_RTOR_BLEN_Pos (24U) 6715 #define USART_RTOR_BLEN_Msk (0xFFUL << USART_RTOR_BLEN_Pos) /*!< 0xFF000000 */ 6716 #define USART_RTOR_BLEN USART_RTOR_BLEN_Msk /*!< Block Length */ 6717 6718 /******************* Bit definition for USART_RQR register ******************/ 6719 #define USART_RQR_ABRRQ_Pos (0U) 6720 #define USART_RQR_ABRRQ_Msk (0x1UL << USART_RQR_ABRRQ_Pos) /*!< 0x00000001 */ 6721 #define USART_RQR_ABRRQ USART_RQR_ABRRQ_Msk /*!< Auto-Baud Rate Request */ 6722 #define USART_RQR_SBKRQ_Pos (1U) 6723 #define USART_RQR_SBKRQ_Msk (0x1UL << USART_RQR_SBKRQ_Pos) /*!< 0x00000002 */ 6724 #define USART_RQR_SBKRQ USART_RQR_SBKRQ_Msk /*!< Send Break Request */ 6725 #define USART_RQR_MMRQ_Pos (2U) 6726 #define USART_RQR_MMRQ_Msk (0x1UL << USART_RQR_MMRQ_Pos) /*!< 0x00000004 */ 6727 #define USART_RQR_MMRQ USART_RQR_MMRQ_Msk /*!< Mute Mode Request */ 6728 #define USART_RQR_RXFRQ_Pos (3U) 6729 #define USART_RQR_RXFRQ_Msk (0x1UL << USART_RQR_RXFRQ_Pos) /*!< 0x00000008 */ 6730 #define USART_RQR_RXFRQ USART_RQR_RXFRQ_Msk /*!< Receive Data flush Request */ 6731 #define USART_RQR_TXFRQ_Pos (4U) 6732 #define USART_RQR_TXFRQ_Msk (0x1UL << USART_RQR_TXFRQ_Pos) /*!< 0x00000010 */ 6733 #define USART_RQR_TXFRQ USART_RQR_TXFRQ_Msk /*!< Transmit data flush Request */ 6734 6735 /******************* Bit definition for USART_ISR register ******************/ 6736 #define USART_ISR_PE_Pos (0U) 6737 #define USART_ISR_PE_Msk (0x1UL << USART_ISR_PE_Pos) /*!< 0x00000001 */ 6738 #define USART_ISR_PE USART_ISR_PE_Msk /*!< Parity Error */ 6739 #define USART_ISR_FE_Pos (1U) 6740 #define USART_ISR_FE_Msk (0x1UL << USART_ISR_FE_Pos) /*!< 0x00000002 */ 6741 #define USART_ISR_FE USART_ISR_FE_Msk /*!< Framing Error */ 6742 #define USART_ISR_NE_Pos (2U) 6743 #define USART_ISR_NE_Msk (0x1UL << USART_ISR_NE_Pos) /*!< 0x00000004 */ 6744 #define USART_ISR_NE USART_ISR_NE_Msk /*!< Noise detected Flag */ 6745 #define USART_ISR_ORE_Pos (3U) 6746 #define USART_ISR_ORE_Msk (0x1UL << USART_ISR_ORE_Pos) /*!< 0x00000008 */ 6747 #define USART_ISR_ORE USART_ISR_ORE_Msk /*!< OverRun Error */ 6748 #define USART_ISR_IDLE_Pos (4U) 6749 #define USART_ISR_IDLE_Msk (0x1UL << USART_ISR_IDLE_Pos) /*!< 0x00000010 */ 6750 #define USART_ISR_IDLE USART_ISR_IDLE_Msk /*!< IDLE line detected */ 6751 #define USART_ISR_RXNE_Pos (5U) 6752 #define USART_ISR_RXNE_Msk (0x1UL << USART_ISR_RXNE_Pos) /*!< 0x00000020 */ 6753 #define USART_ISR_RXNE USART_ISR_RXNE_Msk /*!< Read Data Register Not Empty */ 6754 #define USART_ISR_TC_Pos (6U) 6755 #define USART_ISR_TC_Msk (0x1UL << USART_ISR_TC_Pos) /*!< 0x00000040 */ 6756 #define USART_ISR_TC USART_ISR_TC_Msk /*!< Transmission Complete */ 6757 #define USART_ISR_TXE_Pos (7U) 6758 #define USART_ISR_TXE_Msk (0x1UL << USART_ISR_TXE_Pos) /*!< 0x00000080 */ 6759 #define USART_ISR_TXE USART_ISR_TXE_Msk /*!< Transmit Data Register Empty */ 6760 #define USART_ISR_LBDF_Pos (8U) 6761 #define USART_ISR_LBDF_Msk (0x1UL << USART_ISR_LBDF_Pos) /*!< 0x00000100 */ 6762 #define USART_ISR_LBDF USART_ISR_LBDF_Msk /*!< LIN Break Detection Flag */ 6763 #define USART_ISR_CTSIF_Pos (9U) 6764 #define USART_ISR_CTSIF_Msk (0x1UL << USART_ISR_CTSIF_Pos) /*!< 0x00000200 */ 6765 #define USART_ISR_CTSIF USART_ISR_CTSIF_Msk /*!< CTS interrupt flag */ 6766 #define USART_ISR_CTS_Pos (10U) 6767 #define USART_ISR_CTS_Msk (0x1UL << USART_ISR_CTS_Pos) /*!< 0x00000400 */ 6768 #define USART_ISR_CTS USART_ISR_CTS_Msk /*!< CTS flag */ 6769 #define USART_ISR_RTOF_Pos (11U) 6770 #define USART_ISR_RTOF_Msk (0x1UL << USART_ISR_RTOF_Pos) /*!< 0x00000800 */ 6771 #define USART_ISR_RTOF USART_ISR_RTOF_Msk /*!< Receiver Time Out */ 6772 #define USART_ISR_EOBF_Pos (12U) 6773 #define USART_ISR_EOBF_Msk (0x1UL << USART_ISR_EOBF_Pos) /*!< 0x00001000 */ 6774 #define USART_ISR_EOBF USART_ISR_EOBF_Msk /*!< End Of Block Flag */ 6775 #define USART_ISR_ABRE_Pos (14U) 6776 #define USART_ISR_ABRE_Msk (0x1UL << USART_ISR_ABRE_Pos) /*!< 0x00004000 */ 6777 #define USART_ISR_ABRE USART_ISR_ABRE_Msk /*!< Auto-Baud Rate Error */ 6778 #define USART_ISR_ABRF_Pos (15U) 6779 #define USART_ISR_ABRF_Msk (0x1UL << USART_ISR_ABRF_Pos) /*!< 0x00008000 */ 6780 #define USART_ISR_ABRF USART_ISR_ABRF_Msk /*!< Auto-Baud Rate Flag */ 6781 #define USART_ISR_BUSY_Pos (16U) 6782 #define USART_ISR_BUSY_Msk (0x1UL << USART_ISR_BUSY_Pos) /*!< 0x00010000 */ 6783 #define USART_ISR_BUSY USART_ISR_BUSY_Msk /*!< Busy Flag */ 6784 #define USART_ISR_CMF_Pos (17U) 6785 #define USART_ISR_CMF_Msk (0x1UL << USART_ISR_CMF_Pos) /*!< 0x00020000 */ 6786 #define USART_ISR_CMF USART_ISR_CMF_Msk /*!< Character Match Flag */ 6787 #define USART_ISR_SBKF_Pos (18U) 6788 #define USART_ISR_SBKF_Msk (0x1UL << USART_ISR_SBKF_Pos) /*!< 0x00040000 */ 6789 #define USART_ISR_SBKF USART_ISR_SBKF_Msk /*!< Send Break Flag */ 6790 #define USART_ISR_RWU_Pos (19U) 6791 #define USART_ISR_RWU_Msk (0x1UL << USART_ISR_RWU_Pos) /*!< 0x00080000 */ 6792 #define USART_ISR_RWU USART_ISR_RWU_Msk /*!< Receive Wake Up from mute mode Flag */ 6793 #define USART_ISR_WUF_Pos (20U) 6794 #define USART_ISR_WUF_Msk (0x1UL << USART_ISR_WUF_Pos) /*!< 0x00100000 */ 6795 #define USART_ISR_WUF USART_ISR_WUF_Msk /*!< Wake Up from stop mode Flag */ 6796 #define USART_ISR_TEACK_Pos (21U) 6797 #define USART_ISR_TEACK_Msk (0x1UL << USART_ISR_TEACK_Pos) /*!< 0x00200000 */ 6798 #define USART_ISR_TEACK USART_ISR_TEACK_Msk /*!< Transmit Enable Acknowledge Flag */ 6799 #define USART_ISR_REACK_Pos (22U) 6800 #define USART_ISR_REACK_Msk (0x1UL << USART_ISR_REACK_Pos) /*!< 0x00400000 */ 6801 #define USART_ISR_REACK USART_ISR_REACK_Msk /*!< Receive Enable Acknowledge Flag */ 6802 6803 /******************* Bit definition for USART_ICR register ******************/ 6804 #define USART_ICR_PECF_Pos (0U) 6805 #define USART_ICR_PECF_Msk (0x1UL << USART_ICR_PECF_Pos) /*!< 0x00000001 */ 6806 #define USART_ICR_PECF USART_ICR_PECF_Msk /*!< Parity Error Clear Flag */ 6807 #define USART_ICR_FECF_Pos (1U) 6808 #define USART_ICR_FECF_Msk (0x1UL << USART_ICR_FECF_Pos) /*!< 0x00000002 */ 6809 #define USART_ICR_FECF USART_ICR_FECF_Msk /*!< Framing Error Clear Flag */ 6810 #define USART_ICR_NCF_Pos (2U) 6811 #define USART_ICR_NCF_Msk (0x1UL << USART_ICR_NCF_Pos) /*!< 0x00000004 */ 6812 #define USART_ICR_NCF USART_ICR_NCF_Msk /*!< Noise detected Clear Flag */ 6813 #define USART_ICR_ORECF_Pos (3U) 6814 #define USART_ICR_ORECF_Msk (0x1UL << USART_ICR_ORECF_Pos) /*!< 0x00000008 */ 6815 #define USART_ICR_ORECF USART_ICR_ORECF_Msk /*!< OverRun Error Clear Flag */ 6816 #define USART_ICR_IDLECF_Pos (4U) 6817 #define USART_ICR_IDLECF_Msk (0x1UL << USART_ICR_IDLECF_Pos) /*!< 0x00000010 */ 6818 #define USART_ICR_IDLECF USART_ICR_IDLECF_Msk /*!< IDLE line detected Clear Flag */ 6819 #define USART_ICR_TCCF_Pos (6U) 6820 #define USART_ICR_TCCF_Msk (0x1UL << USART_ICR_TCCF_Pos) /*!< 0x00000040 */ 6821 #define USART_ICR_TCCF USART_ICR_TCCF_Msk /*!< Transmission Complete Clear Flag */ 6822 #define USART_ICR_LBDCF_Pos (8U) 6823 #define USART_ICR_LBDCF_Msk (0x1UL << USART_ICR_LBDCF_Pos) /*!< 0x00000100 */ 6824 #define USART_ICR_LBDCF USART_ICR_LBDCF_Msk /*!< LIN Break Detection Clear Flag */ 6825 #define USART_ICR_CTSCF_Pos (9U) 6826 #define USART_ICR_CTSCF_Msk (0x1UL << USART_ICR_CTSCF_Pos) /*!< 0x00000200 */ 6827 #define USART_ICR_CTSCF USART_ICR_CTSCF_Msk /*!< CTS Interrupt Clear Flag */ 6828 #define USART_ICR_RTOCF_Pos (11U) 6829 #define USART_ICR_RTOCF_Msk (0x1UL << USART_ICR_RTOCF_Pos) /*!< 0x00000800 */ 6830 #define USART_ICR_RTOCF USART_ICR_RTOCF_Msk /*!< Receiver Time Out Clear Flag */ 6831 #define USART_ICR_EOBCF_Pos (12U) 6832 #define USART_ICR_EOBCF_Msk (0x1UL << USART_ICR_EOBCF_Pos) /*!< 0x00001000 */ 6833 #define USART_ICR_EOBCF USART_ICR_EOBCF_Msk /*!< End Of Block Clear Flag */ 6834 #define USART_ICR_CMCF_Pos (17U) 6835 #define USART_ICR_CMCF_Msk (0x1UL << USART_ICR_CMCF_Pos) /*!< 0x00020000 */ 6836 #define USART_ICR_CMCF USART_ICR_CMCF_Msk /*!< Character Match Clear Flag */ 6837 #define USART_ICR_WUCF_Pos (20U) 6838 #define USART_ICR_WUCF_Msk (0x1UL << USART_ICR_WUCF_Pos) /*!< 0x00100000 */ 6839 #define USART_ICR_WUCF USART_ICR_WUCF_Msk /*!< Wake Up from stop mode Clear Flag */ 6840 6841 /* Compatibility defines with other series */ 6842 #define USART_ICR_NECF USART_ICR_NCF 6843 6844 /******************* Bit definition for USART_RDR register ******************/ 6845 #define USART_RDR_RDR_Pos (0U) 6846 #define USART_RDR_RDR_Msk (0x1FFUL << USART_RDR_RDR_Pos) /*!< 0x000001FF */ 6847 #define USART_RDR_RDR USART_RDR_RDR_Msk /*!< RDR[8:0] bits (Receive Data value) */ 6848 6849 /******************* Bit definition for USART_TDR register ******************/ 6850 #define USART_TDR_TDR_Pos (0U) 6851 #define USART_TDR_TDR_Msk (0x1FFUL << USART_TDR_TDR_Pos) /*!< 0x000001FF */ 6852 #define USART_TDR_TDR USART_TDR_TDR_Msk /*!< TDR[8:0] bits (Transmit Data value) */ 6853 6854 /******************************************************************************/ 6855 /* */ 6856 /* USB Device General registers */ 6857 /* */ 6858 /******************************************************************************/ 6859 #define USB_BASE (0x40005C00U) /*!< USB_IP Peripheral Registers base address */ 6860 #define USB_PMAADDR_Pos (13U) 6861 #define USB_PMAADDR_Msk (0x20003UL << USB_PMAADDR_Pos) /*!< 0x40006000 */ 6862 #define USB_PMAADDR USB_PMAADDR_Msk /*!< USB_IP Packet Memory Area base address */ 6863 6864 #define USB_CNTR (USB_BASE + 0x40) /*!< Control register */ 6865 #define USB_ISTR (USB_BASE + 0x44) /*!< Interrupt status register */ 6866 #define USB_FNR (USB_BASE + 0x48) /*!< Frame number register */ 6867 #define USB_DADDR (USB_BASE + 0x4C) /*!< Device address register */ 6868 #define USB_BTABLE (USB_BASE + 0x50) /*!< Buffer Table address register */ 6869 #define USB_LPMCSR (USB_BASE + 0x54) /*!< LPM Control and Status register */ 6870 #define USB_BCDR (USB_BASE + 0x58) /*!< Battery Charging detector register*/ 6871 6872 /**************************** ISTR interrupt events *************************/ 6873 #define USB_ISTR_CTR ((uint16_t)0x8000U) /*!< Correct TRansfer (clear-only bit) */ 6874 #define USB_ISTR_PMAOVR ((uint16_t)0x4000U) /*!< DMA OVeR/underrun (clear-only bit) */ 6875 #define USB_ISTR_ERR ((uint16_t)0x2000U) /*!< ERRor (clear-only bit) */ 6876 #define USB_ISTR_WKUP ((uint16_t)0x1000U) /*!< WaKe UP (clear-only bit) */ 6877 #define USB_ISTR_SUSP ((uint16_t)0x0800U) /*!< SUSPend (clear-only bit) */ 6878 #define USB_ISTR_RESET ((uint16_t)0x0400U) /*!< RESET (clear-only bit) */ 6879 #define USB_ISTR_SOF ((uint16_t)0x0200U) /*!< Start Of Frame (clear-only bit) */ 6880 #define USB_ISTR_ESOF ((uint16_t)0x0100U) /*!< Expected Start Of Frame (clear-only bit) */ 6881 #define USB_ISTR_L1REQ ((uint16_t)0x0080U) /*!< LPM L1 state request */ 6882 #define USB_ISTR_DIR ((uint16_t)0x0010U) /*!< DIRection of transaction (read-only bit) */ 6883 #define USB_ISTR_EP_ID ((uint16_t)0x000FU) /*!< EndPoint IDentifier (read-only bit) */ 6884 6885 #define USB_CLR_CTR (~USB_ISTR_CTR) /*!< clear Correct TRansfer bit */ 6886 #define USB_CLR_PMAOVR (~USB_ISTR_PMAOVR) /*!< clear DMA OVeR/underrun bit*/ 6887 #define USB_CLR_ERR (~USB_ISTR_ERR) /*!< clear ERRor bit */ 6888 #define USB_CLR_WKUP (~USB_ISTR_WKUP) /*!< clear WaKe UP bit */ 6889 #define USB_CLR_SUSP (~USB_ISTR_SUSP) /*!< clear SUSPend bit */ 6890 #define USB_CLR_RESET (~USB_ISTR_RESET) /*!< clear RESET bit */ 6891 #define USB_CLR_SOF (~USB_ISTR_SOF) /*!< clear Start Of Frame bit */ 6892 #define USB_CLR_ESOF (~USB_ISTR_ESOF) /*!< clear Expected Start Of Frame bit */ 6893 #define USB_CLR_L1REQ (~USB_ISTR_L1REQ) /*!< clear LPM L1 bit */ 6894 /************************* CNTR control register bits definitions ***********/ 6895 #define USB_CNTR_CTRM ((uint16_t)0x8000U) /*!< Correct TRansfer Mask */ 6896 #define USB_CNTR_PMAOVRM ((uint16_t)0x4000U) /*!< DMA OVeR/underrun Mask */ 6897 #define USB_CNTR_ERRM ((uint16_t)0x2000U) /*!< ERRor Mask */ 6898 #define USB_CNTR_WKUPM ((uint16_t)0x1000U) /*!< WaKe UP Mask */ 6899 #define USB_CNTR_SUSPM ((uint16_t)0x0800U) /*!< SUSPend Mask */ 6900 #define USB_CNTR_RESETM ((uint16_t)0x0400U) /*!< RESET Mask */ 6901 #define USB_CNTR_SOFM ((uint16_t)0x0200U) /*!< Start Of Frame Mask */ 6902 #define USB_CNTR_ESOFM ((uint16_t)0x0100U) /*!< Expected Start Of Frame Mask */ 6903 #define USB_CNTR_L1REQM ((uint16_t)0x0080U) /*!< LPM L1 state request interrupt mask */ 6904 #define USB_CNTR_L1RESUME ((uint16_t)0x0020U) /*!< LPM L1 Resume request */ 6905 #define USB_CNTR_RESUME ((uint16_t)0x0010U) /*!< RESUME request */ 6906 #define USB_CNTR_FSUSP ((uint16_t)0x0008U) /*!< Force SUSPend */ 6907 #define USB_CNTR_LPMODE ((uint16_t)0x0004U) /*!< Low-power MODE */ 6908 #define USB_CNTR_PDWN ((uint16_t)0x0002U) /*!< Power DoWN */ 6909 #define USB_CNTR_FRES ((uint16_t)0x0001U) /*!< Force USB RESet */ 6910 /************************* BCDR control register bits definitions ***********/ 6911 #define USB_BCDR_DPPU ((uint16_t)0x8000U) /*!< DP Pull-up Enable */ 6912 #define USB_BCDR_PS2DET ((uint16_t)0x0080U) /*!< PS2 port or proprietary charger detected */ 6913 #define USB_BCDR_SDET ((uint16_t)0x0040U) /*!< Secondary detection (SD) status */ 6914 #define USB_BCDR_PDET ((uint16_t)0x0020U) /*!< Primary detection (PD) status */ 6915 #define USB_BCDR_DCDET ((uint16_t)0x0010U) /*!< Data contact detection (DCD) status */ 6916 #define USB_BCDR_SDEN ((uint16_t)0x0008U) /*!< Secondary detection (SD) mode enable */ 6917 #define USB_BCDR_PDEN ((uint16_t)0x0004U) /*!< Primary detection (PD) mode enable */ 6918 #define USB_BCDR_DCDEN ((uint16_t)0x0002U) /*!< Data contact detection (DCD) mode enable */ 6919 #define USB_BCDR_BCDEN ((uint16_t)0x0001U) /*!< Battery charging detector (BCD) enable */ 6920 /*************************** LPM register bits definitions ******************/ 6921 #define USB_LPMCSR_BESL ((uint16_t)0x00F0U) /*!< BESL value received with last ACKed LPM Token */ 6922 #define USB_LPMCSR_REMWAKE ((uint16_t)0x0008U) /*!< bRemoteWake value received with last ACKed LPM Token */ 6923 #define USB_LPMCSR_LPMACK ((uint16_t)0x0002U) /*!< LPM Token acknowledge enable*/ 6924 #define USB_LPMCSR_LMPEN ((uint16_t)0x0001U) /*!< LPM support enable */ 6925 /******************** FNR Frame Number Register bit definitions ************/ 6926 #define USB_FNR_RXDP ((uint16_t)0x8000U) /*!< status of D+ data line */ 6927 #define USB_FNR_RXDM ((uint16_t)0x4000U) /*!< status of D- data line */ 6928 #define USB_FNR_LCK ((uint16_t)0x2000U) /*!< LoCKed */ 6929 #define USB_FNR_LSOF ((uint16_t)0x1800U) /*!< Lost SOF */ 6930 #define USB_FNR_FN ((uint16_t)0x07FFU) /*!< Frame Number */ 6931 /******************** DADDR Device ADDRess bit definitions ****************/ 6932 #define USB_DADDR_EF ((uint8_t)0x80U) /*!< USB device address Enable Function */ 6933 #define USB_DADDR_ADD ((uint8_t)0x7FU) /*!< USB device address */ 6934 /****************************** Endpoint register *************************/ 6935 #define USB_EP0R USB_BASE /*!< endpoint 0 register address */ 6936 #define USB_EP1R (USB_BASE + 0x04) /*!< endpoint 1 register address */ 6937 #define USB_EP2R (USB_BASE + 0x08) /*!< endpoint 2 register address */ 6938 #define USB_EP3R (USB_BASE + 0x0C) /*!< endpoint 3 register address */ 6939 #define USB_EP4R (USB_BASE + 0x10) /*!< endpoint 4 register address */ 6940 #define USB_EP5R (USB_BASE + 0x14) /*!< endpoint 5 register address */ 6941 #define USB_EP6R (USB_BASE + 0x18) /*!< endpoint 6 register address */ 6942 #define USB_EP7R (USB_BASE + 0x1C) /*!< endpoint 7 register address */ 6943 /* bit positions */ 6944 #define USB_EP_CTR_RX ((uint16_t)0x8000U) /*!< EndPoint Correct TRansfer RX */ 6945 #define USB_EP_DTOG_RX ((uint16_t)0x4000U) /*!< EndPoint Data TOGGLE RX */ 6946 #define USB_EPRX_STAT ((uint16_t)0x3000U) /*!< EndPoint RX STATus bit field */ 6947 #define USB_EP_SETUP ((uint16_t)0x0800U) /*!< EndPoint SETUP */ 6948 #define USB_EP_T_FIELD ((uint16_t)0x0600U) /*!< EndPoint TYPE */ 6949 #define USB_EP_KIND ((uint16_t)0x0100U) /*!< EndPoint KIND */ 6950 #define USB_EP_CTR_TX ((uint16_t)0x0080U) /*!< EndPoint Correct TRansfer TX */ 6951 #define USB_EP_DTOG_TX ((uint16_t)0x0040U) /*!< EndPoint Data TOGGLE TX */ 6952 #define USB_EPTX_STAT ((uint16_t)0x0030U) /*!< EndPoint TX STATus bit field */ 6953 #define USB_EPADDR_FIELD ((uint16_t)0x000FU) /*!< EndPoint ADDRess FIELD */ 6954 6955 /* EndPoint REGister MASK (no toggle fields) */ 6956 #define USB_EPREG_MASK (USB_EP_CTR_RX|USB_EP_SETUP|USB_EP_T_FIELD|USB_EP_KIND|USB_EP_CTR_TX|USB_EPADDR_FIELD) 6957 /*!< EP_TYPE[1:0] EndPoint TYPE */ 6958 #define USB_EP_TYPE_MASK ((uint16_t)0x0600U) /*!< EndPoint TYPE Mask */ 6959 #define USB_EP_BULK ((uint16_t)0x0000U) /*!< EndPoint BULK */ 6960 #define USB_EP_CONTROL ((uint16_t)0x0200U) /*!< EndPoint CONTROL */ 6961 #define USB_EP_ISOCHRONOUS ((uint16_t)0x0400U) /*!< EndPoint ISOCHRONOUS */ 6962 #define USB_EP_INTERRUPT ((uint16_t)0x0600U) /*!< EndPoint INTERRUPT */ 6963 #define USB_EP_T_MASK ((uint16_t) ~USB_EP_T_FIELD & USB_EPREG_MASK) 6964 6965 #define USB_EPKIND_MASK ((uint16_t)~USB_EP_KIND & USB_EPREG_MASK) /*!< EP_KIND EndPoint KIND */ 6966 /*!< STAT_TX[1:0] STATus for TX transfer */ 6967 #define USB_EP_TX_DIS ((uint16_t)0x0000U) /*!< EndPoint TX DISabled */ 6968 #define USB_EP_TX_STALL ((uint16_t)0x0010U) /*!< EndPoint TX STALLed */ 6969 #define USB_EP_TX_NAK ((uint16_t)0x0020U) /*!< EndPoint TX NAKed */ 6970 #define USB_EP_TX_VALID ((uint16_t)0x0030U) /*!< EndPoint TX VALID */ 6971 #define USB_EPTX_DTOG1 ((uint16_t)0x0010U) /*!< EndPoint TX Data TOGgle bit1 */ 6972 #define USB_EPTX_DTOG2 ((uint16_t)0x0020U) /*!< EndPoint TX Data TOGgle bit2 */ 6973 #define USB_EPTX_DTOGMASK (USB_EPTX_STAT|USB_EPREG_MASK) 6974 /*!< STAT_RX[1:0] STATus for RX transfer */ 6975 #define USB_EP_RX_DIS ((uint16_t)0x0000U) /*!< EndPoint RX DISabled */ 6976 #define USB_EP_RX_STALL ((uint16_t)0x1000U) /*!< EndPoint RX STALLed */ 6977 #define USB_EP_RX_NAK ((uint16_t)0x2000U) /*!< EndPoint RX NAKed */ 6978 #define USB_EP_RX_VALID ((uint16_t)0x3000U) /*!< EndPoint RX VALID */ 6979 #define USB_EPRX_DTOG1 ((uint16_t)0x1000U) /*!< EndPoint RX Data TOGgle bit1 */ 6980 #define USB_EPRX_DTOG2 ((uint16_t)0x2000U) /*!< EndPoint RX Data TOGgle bit1 */ 6981 #define USB_EPRX_DTOGMASK (USB_EPRX_STAT|USB_EPREG_MASK) 6982 6983 /******************************************************************************/ 6984 /* */ 6985 /* Window WATCHDOG (WWDG) */ 6986 /* */ 6987 /******************************************************************************/ 6988 6989 /******************* Bit definition for WWDG_CR register ********************/ 6990 #define WWDG_CR_T_Pos (0U) 6991 #define WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos) /*!< 0x0000007F */ 6992 #define WWDG_CR_T WWDG_CR_T_Msk /*!< T[6:0] bits (7-Bit counter (MSB to LSB)) */ 6993 #define WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos) /*!< 0x00000001 */ 6994 #define WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos) /*!< 0x00000002 */ 6995 #define WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos) /*!< 0x00000004 */ 6996 #define WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos) /*!< 0x00000008 */ 6997 #define WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos) /*!< 0x00000010 */ 6998 #define WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos) /*!< 0x00000020 */ 6999 #define WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos) /*!< 0x00000040 */ 7000 7001 /* Legacy defines */ 7002 #define WWDG_CR_T0 WWDG_CR_T_0 7003 #define WWDG_CR_T1 WWDG_CR_T_1 7004 #define WWDG_CR_T2 WWDG_CR_T_2 7005 #define WWDG_CR_T3 WWDG_CR_T_3 7006 #define WWDG_CR_T4 WWDG_CR_T_4 7007 #define WWDG_CR_T5 WWDG_CR_T_5 7008 #define WWDG_CR_T6 WWDG_CR_T_6 7009 7010 #define WWDG_CR_WDGA_Pos (7U) 7011 #define WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos) /*!< 0x00000080 */ 7012 #define WWDG_CR_WDGA WWDG_CR_WDGA_Msk /*!< Activation bit */ 7013 7014 /******************* Bit definition for WWDG_CFR register *******************/ 7015 #define WWDG_CFR_W_Pos (0U) 7016 #define WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos) /*!< 0x0000007F */ 7017 #define WWDG_CFR_W WWDG_CFR_W_Msk /*!< W[6:0] bits (7-bit window value) */ 7018 #define WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos) /*!< 0x00000001 */ 7019 #define WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos) /*!< 0x00000002 */ 7020 #define WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos) /*!< 0x00000004 */ 7021 #define WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos) /*!< 0x00000008 */ 7022 #define WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos) /*!< 0x00000010 */ 7023 #define WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos) /*!< 0x00000020 */ 7024 #define WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos) /*!< 0x00000040 */ 7025 7026 /* Legacy defines */ 7027 #define WWDG_CFR_W0 WWDG_CFR_W_0 7028 #define WWDG_CFR_W1 WWDG_CFR_W_1 7029 #define WWDG_CFR_W2 WWDG_CFR_W_2 7030 #define WWDG_CFR_W3 WWDG_CFR_W_3 7031 #define WWDG_CFR_W4 WWDG_CFR_W_4 7032 #define WWDG_CFR_W5 WWDG_CFR_W_5 7033 #define WWDG_CFR_W6 WWDG_CFR_W_6 7034 7035 #define WWDG_CFR_WDGTB_Pos (7U) 7036 #define WWDG_CFR_WDGTB_Msk (0x3UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00000180 */ 7037 #define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk /*!< WDGTB[1:0] bits (Timer Base) */ 7038 #define WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00000080 */ 7039 #define WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00000100 */ 7040 7041 /* Legacy defines */ 7042 #define WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0 7043 #define WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1 7044 7045 #define WWDG_CFR_EWI_Pos (9U) 7046 #define WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos) /*!< 0x00000200 */ 7047 #define WWDG_CFR_EWI WWDG_CFR_EWI_Msk /*!< Early Wakeup Interrupt */ 7048 7049 /******************* Bit definition for WWDG_SR register ********************/ 7050 #define WWDG_SR_EWIF_Pos (0U) 7051 #define WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos) /*!< 0x00000001 */ 7052 #define WWDG_SR_EWIF WWDG_SR_EWIF_Msk /*!< Early Wakeup Interrupt Flag */ 7053 7054 /** 7055 * @} 7056 */ 7057 7058 /** 7059 * @} 7060 */ 7061 7062 /** @addtogroup Exported_macros 7063 * @{ 7064 */ 7065 7066 /******************************* ADC Instances ********************************/ 7067 #define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1) 7068 #define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON) 7069 7070 /******************************* COMP Instances *******************************/ 7071 #define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \ 7072 ((INSTANCE) == COMP2)) 7073 7074 #define IS_COMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == COMP12_COMMON) 7075 7076 /******************************* CRC Instances ********************************/ 7077 #define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC) 7078 7079 /******************************* DAC Instances *********************************/ 7080 #define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC) 7081 7082 /******************************* DMA Instances *********************************/ 7083 #define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \ 7084 ((INSTANCE) == DMA1_Channel2) || \ 7085 ((INSTANCE) == DMA1_Channel3) || \ 7086 ((INSTANCE) == DMA1_Channel4) || \ 7087 ((INSTANCE) == DMA1_Channel5) || \ 7088 ((INSTANCE) == DMA1_Channel6) || \ 7089 ((INSTANCE) == DMA1_Channel7)) 7090 7091 /******************************* GPIO Instances *******************************/ 7092 #define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \ 7093 ((INSTANCE) == GPIOB) || \ 7094 ((INSTANCE) == GPIOC) || \ 7095 ((INSTANCE) == GPIOD) || \ 7096 ((INSTANCE) == GPIOH)) 7097 7098 #define IS_GPIO_AF_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \ 7099 ((INSTANCE) == GPIOB) || \ 7100 ((INSTANCE) == GPIOC) || \ 7101 ((INSTANCE) == GPIOD) || \ 7102 ((INSTANCE) == GPIOH)) 7103 7104 /******************************** I2C Instances *******************************/ 7105 #define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \ 7106 ((INSTANCE) == I2C2)) 7107 7108 /****************** I2C Instances : wakeup capability from stop modes *********/ 7109 #define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == I2C1)) 7110 7111 7112 /******************************** I2S Instances *******************************/ 7113 #define IS_I2S_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SPI2) 7114 7115 /******************************* RNG Instances ********************************/ 7116 #define IS_RNG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RNG) 7117 7118 /****************************** RTC Instances *********************************/ 7119 #define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC) 7120 7121 /******************************** SMBUS Instances *****************************/ 7122 #define IS_SMBUS_INSTANCE(INSTANCE) ((INSTANCE) == I2C1) 7123 7124 /******************************** SPI Instances *******************************/ 7125 #define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \ 7126 ((INSTANCE) == SPI2)) 7127 7128 /****************** LPTIM Instances : All supported instances *****************/ 7129 #define IS_LPTIM_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1) 7130 7131 /************* LPTIM instances supporting the encoder mode feature ************/ 7132 #define IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1) 7133 7134 /****************** TIM Instances : All supported instances *******************/ 7135 #define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7136 ((INSTANCE) == TIM6) || \ 7137 ((INSTANCE) == TIM21) || \ 7138 ((INSTANCE) == TIM22)) 7139 7140 /************* TIM Instances : at least 1 capture/compare channel *************/ 7141 #define IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7142 ((INSTANCE) == TIM21) || \ 7143 ((INSTANCE) == TIM22)) 7144 7145 /************ TIM Instances : at least 2 capture/compare channels *************/ 7146 #define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7147 ((INSTANCE) == TIM21) || \ 7148 ((INSTANCE) == TIM22)) 7149 7150 /************ TIM Instances : at least 3 capture/compare channels *************/ 7151 #define IS_TIM_CC3_INSTANCE(INSTANCE) ((INSTANCE) == TIM2) 7152 7153 /************ TIM Instances : at least 4 capture/compare channels *************/ 7154 #define IS_TIM_CC4_INSTANCE(INSTANCE) ((INSTANCE) == TIM2) 7155 7156 /****************** TIM Instances : DMA requests generation (UDE) *************/ 7157 #define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7158 ((INSTANCE) == TIM6)) 7159 7160 /************ TIM Instances : DMA requests generation (CCxDE) *****************/ 7161 #define IS_TIM_DMA_CC_INSTANCE(INSTANCE) ((INSTANCE) == TIM2) 7162 7163 /******************** TIM Instances : DMA burst feature ***********************/ 7164 #define IS_TIM_DMABURST_INSTANCE(INSTANCE) ((INSTANCE) == TIM2) 7165 7166 /******************* TIM Instances : output(s) available **********************/ 7167 #define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \ 7168 ((((INSTANCE) == TIM2) && \ 7169 (((CHANNEL) == TIM_CHANNEL_1) || \ 7170 ((CHANNEL) == TIM_CHANNEL_2) || \ 7171 ((CHANNEL) == TIM_CHANNEL_3) || \ 7172 ((CHANNEL) == TIM_CHANNEL_4))) \ 7173 || \ 7174 (((INSTANCE) == TIM21) && \ 7175 (((CHANNEL) == TIM_CHANNEL_1) || \ 7176 ((CHANNEL) == TIM_CHANNEL_2))) \ 7177 || \ 7178 (((INSTANCE) == TIM22) && \ 7179 (((CHANNEL) == TIM_CHANNEL_1) || \ 7180 ((CHANNEL) == TIM_CHANNEL_2)))) 7181 7182 /****************** TIM Instances : supporting clock division *****************/ 7183 #define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7184 ((INSTANCE) == TIM21) || \ 7185 ((INSTANCE) == TIM22)) 7186 7187 /****** TIM Instances : supporting external clock mode 1 for ETRF input *******/ 7188 #define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7189 ((INSTANCE) == TIM21)) 7190 7191 /****** TIM Instances : supporting external clock mode 2 for ETRF input *******/ 7192 #define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7193 ((INSTANCE) == TIM21) || \ 7194 ((INSTANCE) == TIM22)) 7195 7196 /****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/ 7197 #define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7198 ((INSTANCE) == TIM21)) 7199 7200 /****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/ 7201 #define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7202 ((INSTANCE) == TIM21) || \ 7203 ((INSTANCE) == TIM22)) 7204 7205 /****************** TIM Instances : supporting counting mode selection ********/ 7206 #define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7207 ((INSTANCE) == TIM21) || \ 7208 ((INSTANCE) == TIM22)) 7209 7210 /****************** TIM Instances : supporting encoder interface **************/ 7211 #define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7212 ((INSTANCE) == TIM21) || \ 7213 ((INSTANCE) == TIM22)) 7214 7215 /***************** TIM Instances : external trigger input available ************/ 7216 #define IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7217 ((INSTANCE) == TIM21) || \ 7218 ((INSTANCE) == TIM22)) 7219 7220 /****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/ 7221 #define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7222 ((INSTANCE) == TIM6) || \ 7223 ((INSTANCE) == TIM21) || \ 7224 ((INSTANCE) == TIM22)) 7225 7226 /*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/ 7227 #define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7228 ((INSTANCE) == TIM21) || \ 7229 ((INSTANCE) == TIM22)) 7230 7231 /****************** TIM Instances : remapping capability **********************/ 7232 #define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ 7233 ((INSTANCE) == TIM21) || \ 7234 ((INSTANCE) == TIM22)) 7235 7236 /******************* TIM Instances : output(s) OCXEC register *****************/ 7237 #define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) ((INSTANCE) == TIM2) 7238 7239 /******************* TIM Instances : Timer input XOR function *****************/ 7240 #define IS_TIM_XOR_INSTANCE(INSTANCE) ((INSTANCE) == TIM2) 7241 7242 /****************************** TSC Instances *********************************/ 7243 #define IS_TSC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == TSC) 7244 7245 /******************** UART Instances : Asynchronous mode **********************/ 7246 #define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7247 ((INSTANCE) == USART2)) 7248 7249 /******************** USART Instances : Synchronous mode **********************/ 7250 #define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7251 ((INSTANCE) == USART2)) 7252 7253 /****************** USART Instances : Auto Baud Rate detection ****************/ 7254 7255 #define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7256 ((INSTANCE) == USART2)) 7257 7258 /****************** UART Instances : Driver Enable *****************/ 7259 #define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7260 ((INSTANCE) == USART2) || \ 7261 ((INSTANCE) == LPUART1)) 7262 7263 /******************** UART Instances : Half-Duplex mode **********************/ 7264 #define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7265 ((INSTANCE) == USART2) || \ 7266 ((INSTANCE) == LPUART1)) 7267 7268 /******************** UART Instances : LIN mode **********************/ 7269 #define IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7270 ((INSTANCE) == USART2)) 7271 7272 /******************** UART Instances : Wake-up from Stop mode **********************/ 7273 #define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7274 ((INSTANCE) == USART2) || \ 7275 ((INSTANCE) == LPUART1)) 7276 7277 /****************** UART Instances : Hardware Flow control ********************/ 7278 #define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7279 ((INSTANCE) == USART2) || \ 7280 ((INSTANCE) == LPUART1)) 7281 7282 /********************* UART Instances : Smard card mode ***********************/ 7283 #define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7284 ((INSTANCE) == USART2)) 7285 7286 /*********************** UART Instances : IRDA mode ***************************/ 7287 #define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ 7288 ((INSTANCE) == USART2)) 7289 7290 /******************** LPUART Instance *****************************************/ 7291 #define IS_LPUART_INSTANCE(INSTANCE) ((INSTANCE) == LPUART1) 7292 7293 /****************************** IWDG Instances ********************************/ 7294 #define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG) 7295 7296 /******************************* USB Instances *******************************/ 7297 #define IS_USB_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB) 7298 #define IS_PCD_ALL_INSTANCE IS_USB_ALL_INSTANCE 7299 7300 /****************************** WWDG Instances ********************************/ 7301 #define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG) 7302 7303 /** 7304 * @} 7305 */ 7306 7307 /******************************************************************************/ 7308 /* For a painless codes migration between the STM32L0xx device product */ 7309 /* lines, the aliases defined below are put in place to overcome the */ 7310 /* differences in the interrupt handlers and IRQn definitions. */ 7311 /* No need to update developed interrupt code when moving across */ 7312 /* product lines within the same STM32L0 Family */ 7313 /******************************************************************************/ 7314 7315 /* Aliases for __IRQn */ 7316 7317 #define LPUART1_IRQn RNG_LPUART1_IRQn 7318 #define AES_LPUART1_IRQn RNG_LPUART1_IRQn 7319 #define AES_RNG_LPUART1_IRQn RNG_LPUART1_IRQn 7320 #define TIM6_IRQn TIM6_DAC_IRQn 7321 #define RCC_IRQn RCC_CRS_IRQn 7322 #define DMA1_Channel4_5_IRQn DMA1_Channel4_5_6_7_IRQn 7323 #define ADC1_IRQn ADC1_COMP_IRQn 7324 #define SVC_IRQn SVCall_IRQn 7325 7326 /* Aliases for __IRQHandler */ 7327 #define LPUART1_IRQHandler RNG_LPUART1_IRQHandler 7328 #define AES_LPUART1_IRQHandler RNG_LPUART1_IRQHandler 7329 #define AES_RNG_LPUART1_IRQHandler RNG_LPUART1_IRQHandler 7330 #define TIM6_IRQHandler TIM6_DAC_IRQHandler 7331 #define RCC_IRQHandler RCC_CRS_IRQHandler 7332 #define DMA1_Channel4_5_IRQHandler DMA1_Channel4_5_6_7_IRQHandler 7333 #define ADC1_IRQHandler ADC1_COMP_IRQHandler 7334 7335 /** 7336 * @} 7337 */ 7338 7339 /** 7340 * @} 7341 */ 7342 7343 #ifdef __cplusplus 7344 } 7345 #endif /* __cplusplus */ 7346 7347 #endif /* __STM32L052xx_H */ 7348 7349 7350 7351
