Home
last modified time | relevance | path

Searched refs:RCC_APB1ENR_UART5EN (Results 1 – 25 of 65) sorted by relevance

123

/hal_stm32-3.6.0/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_hal_rcc_ex.h889 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
891 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
908 #define __HAL_RCC_UART5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))
1002 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
1004 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
1014 #define __HAL_RCC_UART5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))
1106 #define __HAL_RCC_UART5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET)
1107 #define __HAL_RCC_UART5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET)
1134 #define __HAL_RCC_UART5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET)
1135 #define __HAL_RCC_UART5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET)
Dstm32f1xx_ll_bus.h156 #define LL_APB1_GRP1_PERIPH_UART5 RCC_APB1ENR_UART5EN
/hal_stm32-3.6.0/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_hal_rcc_ex.h305 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
307 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
312 #define __HAL_RCC_UART5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))
698 #define __HAL_RCC_UART5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != 0U)
700 #define __HAL_RCC_UART5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == 0U)
Dstm32l1xx_ll_bus.h130 #define LL_APB1_GRP1_PERIPH_UART5 RCC_APB1ENR_UART5EN
/hal_stm32-3.6.0/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_hal_rcc_ex.h1372 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
1374 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
1459 #define __HAL_RCC_UART5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))
1488 #define __HAL_RCC_UART5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET)
1507 #define __HAL_RCC_UART5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET)
2380 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
2382 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
2453 #define __HAL_RCC_UART5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))
2480 #define __HAL_RCC_UART5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET)
2497 #define __HAL_RCC_UART5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET)
[all …]
Dstm32f4xx_ll_bus.h234 #define LL_APB1_GRP1_PERIPH_UART5 RCC_APB1ENR_UART5EN
/hal_stm32-3.6.0/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_hal_rcc.h761 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
763 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
831 #define __HAL_RCC_UART5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))
865 #define __HAL_RCC_UART5_IS_CLK_ENABLED() ((RCC->APB1ENR &(RCC_APB1ENR_UART5EN))!= RESET)
889 #define __HAL_RCC_UART5_IS_CLK_DISABLED() ((RCC->APB1ENR &(RCC_APB1ENR_UART5EN))== RESET)
Dstm32f2xx_ll_bus.h145 #define LL_APB1_GRP1_PERIPH_UART5 RCC_APB1ENR_UART5EN
/hal_stm32-3.6.0/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_hal_rcc_ex.h2085 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
2087 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
2103 #define __HAL_RCC_UART5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))
2533 #define __HAL_RCC_UART5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET)
2541 #define __HAL_RCC_UART5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET)
Dstm32f3xx_ll_bus.h154 #define LL_APB1_GRP1_PERIPH_UART5 RCC_APB1ENR_UART5EN
/hal_stm32-3.6.0/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_hal_rcc_ex.h1062 SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
1064 tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
1184 #define __HAL_RCC_UART5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))
1591 #define __HAL_RCC_UART5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET)
1618 #define __HAL_RCC_UART5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET)
Dstm32f7xx_ll_bus.h167 #define LL_APB1_GRP1_PERIPH_UART5 RCC_APB1ENR_UART5EN
/hal_stm32-3.6.0/stm32cube/stm32f1xx/soc/
Dstm32f100xe.h1657 #define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk /*!< UART 5 clock en… macro
Dstm32f101xe.h1613 #define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk /*!< UART 5 clock en… macro
Dstm32f101xg.h1665 #define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk /*!< UART 5 clock en… macro
Dstm32f103xe.h1804 #define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk /*!< UART 5 clock en… macro
/hal_stm32-3.6.0/stm32cube/stm32l1xx/soc/
Dstm32l151xe.h4599 #define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk /*!< UART 5 clock en… macro
Dstm32l151xdx.h4599 #define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk /*!< UART 5 clock en… macro
Dstm32l162xe.h4874 #define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk /*!< UART 5 clock en… macro
Dstm32l162xdx.h4874 #define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk /*!< UART 5 clock en… macro
Dstm32l152xdx.h4738 #define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk /*!< UART 5 clock en… macro
Dstm32l152xe.h4738 #define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk /*!< UART 5 clock en… macro
Dstm32l152xd.h5010 #define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk /*!< UART 5 clock en… macro
Dstm32l151xd.h4871 #define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk /*!< UART 5 clock en… macro
Dstm32l162xd.h5146 #define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk /*!< UART 5 clock en… macro

123