Home
last modified time | relevance | path

Searched refs:OCMode (Results 1 – 25 of 93) sorted by relevance

1234

/hal_stm32-3.4.0/stm32cube/stm32c0xx/drivers/src/
Dstm32c0xx_ll_tim.c348 TIM_OC_InitStruct->OCMode = LL_TIM_OCMODE_FROZEN; in LL_TIM_OC_StructInit()
776 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC1Config()
798 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode); in OC1Config()
855 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC2Config()
877 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U); in OC2Config()
934 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC3Config()
956 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode); in OC3Config()
1013 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC4Config()
1035 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U); in OC4Config()
1082 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC5Config()
[all …]
Dstm32c0xx_hal_tim.c4072 assert_param(IS_TIM_OC_MODE(sConfig->OCMode)); in HAL_TIM_OC_ConfigChannel()
4272 assert_param(IS_TIM_PWM_MODE(sConfig->OCMode)); in HAL_TIM_PWM_ConfigChannel()
4430 temp1.OCMode = sConfig->OCMode; in HAL_TIM_OnePulse_ConfigChannel()
7009 tmpccmrx |= OC_Config->OCMode; in TIM_OC1_SetConfig()
7085 tmpccmrx |= (OC_Config->OCMode << 8U); in TIM_OC2_SetConfig()
7160 tmpccmrx |= OC_Config->OCMode; in TIM_OC3_SetConfig()
7235 tmpccmrx |= (OC_Config->OCMode << 8U); in TIM_OC4_SetConfig()
7293 tmpccmrx |= OC_Config->OCMode; in TIM_OC5_SetConfig()
7346 tmpccmrx |= (OC_Config->OCMode << 8U); in TIM_OC6_SetConfig()
/hal_stm32-3.4.0/stm32cube/stm32wlxx/drivers/src/
Dstm32wlxx_ll_tim.c337 TIM_OC_InitStruct->OCMode = LL_TIM_OCMODE_FROZEN; in LL_TIM_OC_StructInit()
762 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC1Config()
784 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode); in OC1Config()
841 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC2Config()
863 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U); in OC2Config()
920 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC3Config()
942 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode); in OC3Config()
999 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC4Config()
1021 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U); in OC4Config()
1068 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC5Config()
[all …]
Dstm32wlxx_hal_tim.c4072 assert_param(IS_TIM_OC_MODE(sConfig->OCMode)); in HAL_TIM_OC_ConfigChannel()
4272 assert_param(IS_TIM_PWM_MODE(sConfig->OCMode)); in HAL_TIM_PWM_ConfigChannel()
4430 temp1.OCMode = sConfig->OCMode; in HAL_TIM_OnePulse_ConfigChannel()
7009 tmpccmrx |= OC_Config->OCMode; in TIM_OC1_SetConfig()
7085 tmpccmrx |= (OC_Config->OCMode << 8U); in TIM_OC2_SetConfig()
7160 tmpccmrx |= OC_Config->OCMode; in TIM_OC3_SetConfig()
7235 tmpccmrx |= (OC_Config->OCMode << 8U); in TIM_OC4_SetConfig()
7293 tmpccmrx |= OC_Config->OCMode; in TIM_OC5_SetConfig()
7346 tmpccmrx |= (OC_Config->OCMode << 8U); in TIM_OC6_SetConfig()
/hal_stm32-3.4.0/stm32cube/stm32l5xx/drivers/src/
Dstm32l5xx_ll_tim.c372 TIM_OC_InitStruct->OCMode = LL_TIM_OCMODE_FROZEN; in LL_TIM_OC_StructInit()
797 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC1Config()
819 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode); in OC1Config()
876 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC2Config()
898 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U); in OC2Config()
955 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC3Config()
977 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode); in OC3Config()
1034 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC4Config()
1056 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U); in OC4Config()
1103 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC5Config()
[all …]
Dstm32l5xx_hal_tim.c4072 assert_param(IS_TIM_OC_MODE(sConfig->OCMode)); in HAL_TIM_OC_ConfigChannel()
4272 assert_param(IS_TIM_PWM_MODE(sConfig->OCMode)); in HAL_TIM_PWM_ConfigChannel()
4430 temp1.OCMode = sConfig->OCMode; in HAL_TIM_OnePulse_ConfigChannel()
6990 tmpccmrx |= OC_Config->OCMode; in TIM_OC1_SetConfig()
7066 tmpccmrx |= (OC_Config->OCMode << 8U); in TIM_OC2_SetConfig()
7141 tmpccmrx |= OC_Config->OCMode; in TIM_OC3_SetConfig()
7216 tmpccmrx |= (OC_Config->OCMode << 8U); in TIM_OC4_SetConfig()
7274 tmpccmrx |= OC_Config->OCMode; in TIM_OC5_SetConfig()
7327 tmpccmrx |= (OC_Config->OCMode << 8U); in TIM_OC6_SetConfig()
/hal_stm32-3.4.0/stm32cube/stm32wbxx/drivers/src/
Dstm32wbxx_ll_tim.c341 TIM_OC_InitStruct->OCMode = LL_TIM_OCMODE_FROZEN; in LL_TIM_OC_StructInit()
766 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC1Config()
788 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode); in OC1Config()
845 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC2Config()
867 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U); in OC2Config()
924 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC3Config()
946 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode); in OC3Config()
1003 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC4Config()
1025 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U); in OC4Config()
1072 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC5Config()
[all …]
Dstm32wbxx_hal_tim.c4080 assert_param(IS_TIM_OC_MODE(sConfig->OCMode)); in HAL_TIM_OC_ConfigChannel()
4280 assert_param(IS_TIM_PWM_MODE(sConfig->OCMode)); in HAL_TIM_PWM_ConfigChannel()
4438 temp1.OCMode = sConfig->OCMode; in HAL_TIM_OnePulse_ConfigChannel()
7017 tmpccmrx |= OC_Config->OCMode; in TIM_OC1_SetConfig()
7093 tmpccmrx |= (OC_Config->OCMode << 8U); in TIM_OC2_SetConfig()
7168 tmpccmrx |= OC_Config->OCMode; in TIM_OC3_SetConfig()
7243 tmpccmrx |= (OC_Config->OCMode << 8U); in TIM_OC4_SetConfig()
7301 tmpccmrx |= OC_Config->OCMode; in TIM_OC5_SetConfig()
7354 tmpccmrx |= (OC_Config->OCMode << 8U); in TIM_OC6_SetConfig()
/hal_stm32-3.4.0/stm32cube/stm32f7xx/drivers/src/
Dstm32f7xx_ll_tim.c405 TIM_OC_InitStruct->OCMode = LL_TIM_OCMODE_FROZEN; in LL_TIM_OC_StructInit()
827 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC1Config()
849 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode); in OC1Config()
906 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC2Config()
928 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U); in OC2Config()
985 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC3Config()
1007 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode); in OC3Config()
1064 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC4Config()
1086 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U); in OC4Config()
1133 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC5Config()
[all …]
/hal_stm32-3.4.0/stm32cube/stm32l4xx/drivers/src/
Dstm32l4xx_ll_tim.c378 TIM_OC_InitStruct->OCMode = LL_TIM_OCMODE_FROZEN; in LL_TIM_OC_StructInit()
800 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC1Config()
822 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode); in OC1Config()
879 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC2Config()
901 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U); in OC2Config()
958 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC3Config()
980 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode); in OC3Config()
1037 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC4Config()
1059 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U); in OC4Config()
1106 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC5Config()
[all …]
/hal_stm32-3.4.0/stm32cube/stm32g0xx/drivers/src/
Dstm32g0xx_ll_tim.c381 TIM_OC_InitStruct->OCMode = LL_TIM_OCMODE_FROZEN; in LL_TIM_OC_StructInit()
809 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC1Config()
831 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode); in OC1Config()
888 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC2Config()
910 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U); in OC2Config()
967 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC3Config()
989 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode); in OC3Config()
1046 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC4Config()
1068 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U); in OC4Config()
1115 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC5Config()
[all …]
/hal_stm32-3.4.0/stm32cube/stm32f3xx/drivers/src/
Dstm32f3xx_ll_tim.c449 TIM_OC_InitStruct->OCMode = LL_TIM_OCMODE_FROZEN; in LL_TIM_OC_StructInit()
881 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC1Config()
903 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode); in OC1Config()
960 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC2Config()
982 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U); in OC2Config()
1042 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC3Config()
1064 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode); in OC3Config()
1124 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC4Config()
1146 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U); in OC4Config()
1198 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC5Config()
[all …]
Dstm32f3xx_hal_tim.c4083 assert_param(IS_TIM_OC_MODE(sConfig->OCMode)); in HAL_TIM_OC_ConfigChannel()
4288 assert_param(IS_TIM_PWM_MODE(sConfig->OCMode)); in HAL_TIM_PWM_ConfigChannel()
4450 temp1.OCMode = sConfig->OCMode; in HAL_TIM_OnePulse_ConfigChannel()
7036 tmpccmrx |= OC_Config->OCMode; in TIM_OC1_SetConfig()
7112 tmpccmrx |= (OC_Config->OCMode << 8U); in TIM_OC2_SetConfig()
7189 tmpccmrx |= OC_Config->OCMode; in TIM_OC3_SetConfig()
7266 tmpccmrx |= (OC_Config->OCMode << 8U); in TIM_OC4_SetConfig()
7327 tmpccmrx |= OC_Config->OCMode; in TIM_OC5_SetConfig()
7382 tmpccmrx |= (OC_Config->OCMode << 8U); in TIM_OC6_SetConfig()
/hal_stm32-3.4.0/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_ll_tim.c391 TIM_OC_InitStruct->OCMode = LL_TIM_OCMODE_FROZEN; in LL_TIM_OC_StructInit()
816 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC1Config()
838 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode); in OC1Config()
895 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC2Config()
917 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U); in OC2Config()
974 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC3Config()
996 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode); in OC3Config()
1053 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC4Config()
1075 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U); in OC4Config()
1131 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC5Config()
[all …]
/hal_stm32-3.4.0/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_ll_tim.c426 TIM_OC_InitStruct->OCMode = LL_TIM_OCMODE_FROZEN; in LL_TIM_OC_StructInit()
851 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC1Config()
873 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode); in OC1Config()
930 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC2Config()
952 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U); in OC2Config()
1009 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC3Config()
1031 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode); in OC3Config()
1088 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC4Config()
1110 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U); in OC4Config()
1166 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC5Config()
[all …]
/hal_stm32-3.4.0/stm32cube/stm32g4xx/drivers/src/
Dstm32g4xx_ll_tim.c389 TIM_OC_InitStruct->OCMode = LL_TIM_OCMODE_FROZEN; in LL_TIM_OC_StructInit()
817 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC1Config()
839 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode); in OC1Config()
896 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC2Config()
918 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U); in OC2Config()
975 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC3Config()
997 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode); in OC3Config()
1054 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC4Config()
1076 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U); in OC4Config()
1132 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC5Config()
[all …]
/hal_stm32-3.4.0/stm32cube/stm32mp1xx/drivers/src/
Dstm32mp1xx_ll_tim.c413 TIM_OC_InitStruct->OCMode = LL_TIM_OCMODE_FROZEN; in LL_TIM_OC_StructInit()
832 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC1Config()
854 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode); in OC1Config()
911 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC2Config()
933 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U); in OC2Config()
990 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC3Config()
1012 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode); in OC3Config()
1069 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC4Config()
1091 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U); in OC4Config()
1138 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC5Config()
[all …]
Dstm32mp1xx_hal_tim.c3414 assert_param(IS_TIM_OC_MODE(sConfig->OCMode)); in HAL_TIM_OC_ConfigChannel()
3613 assert_param(IS_TIM_PWM_MODE(sConfig->OCMode)); in HAL_TIM_PWM_ConfigChannel()
3773 temp1.OCMode = sConfig->OCMode; in HAL_TIM_OnePulse_ConfigChannel()
6015 tmpccmrx |= OC_Config->OCMode; in TIM_OC1_SetConfig()
6091 tmpccmrx |= (OC_Config->OCMode << 8U); in TIM_OC2_SetConfig()
6166 tmpccmrx |= OC_Config->OCMode; in TIM_OC3_SetConfig()
6241 tmpccmrx |= (OC_Config->OCMode << 8U); in TIM_OC4_SetConfig()
6299 tmpccmrx |= OC_Config->OCMode; in TIM_OC5_SetConfig()
6352 tmpccmrx |= (OC_Config->OCMode << 8U); in TIM_OC6_SetConfig()
/hal_stm32-3.4.0/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_ll_tim.c417 TIM_OC_InitStruct->OCMode = LL_TIM_OCMODE_FROZEN; in LL_TIM_OC_StructInit()
855 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC1Config()
877 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode); in OC1Config()
934 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC2Config()
956 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U); in OC2Config()
1013 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC3Config()
1035 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode); in OC3Config()
1092 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC4Config()
1114 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U); in OC4Config()
1161 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC5Config()
[all …]
/hal_stm32-3.4.0/stm32cube/stm32l1xx/drivers/src/
Dstm32l1xx_ll_tim.c294 TIM_OC_InitStruct->OCMode = LL_TIM_OCMODE_FROZEN; in LL_TIM_OC_StructInit()
507 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC1Config()
527 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode); in OC1Config()
566 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC2Config()
586 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U); in OC2Config()
625 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC3Config()
645 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode); in OC3Config()
684 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC4Config()
704 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U); in OC4Config()
/hal_stm32-3.4.0/stm32cube/stm32l0xx/drivers/src/
Dstm32l0xx_ll_tim.c270 TIM_OC_InitStruct->OCMode = LL_TIM_OCMODE_FROZEN; in LL_TIM_OC_StructInit()
483 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC1Config()
503 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode); in OC1Config()
542 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC2Config()
562 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U); in OC2Config()
601 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC3Config()
621 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode); in OC3Config()
660 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC4Config()
680 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U); in OC4Config()
/hal_stm32-3.4.0/stm32cube/stm32f0xx/drivers/src/
Dstm32f0xx_ll_tim.c338 TIM_OC_InitStruct->OCMode = LL_TIM_OCMODE_FROZEN; in LL_TIM_OC_StructInit()
728 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC1Config()
750 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode); in OC1Config()
807 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC2Config()
829 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U); in OC2Config()
886 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC3Config()
908 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode); in OC3Config()
965 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC4Config()
987 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U); in OC4Config()
/hal_stm32-3.4.0/stm32cube/stm32f2xx/drivers/src/
Dstm32f2xx_ll_tim.c360 TIM_OC_InitStruct->OCMode = LL_TIM_OCMODE_FROZEN; in LL_TIM_OC_StructInit()
750 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC1Config()
772 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode); in OC1Config()
829 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC2Config()
851 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U); in OC2Config()
908 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC3Config()
930 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode); in OC3Config()
987 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC4Config()
1009 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U); in OC4Config()
/hal_stm32-3.4.0/stm32cube/stm32f1xx/drivers/src/
Dstm32f1xx_ll_tim.c380 TIM_OC_InitStruct->OCMode = LL_TIM_OCMODE_FROZEN; in LL_TIM_OC_StructInit()
768 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC1Config()
790 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode); in OC1Config()
847 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC2Config()
869 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U); in OC2Config()
926 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC3Config()
948 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode); in OC3Config()
1005 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC4Config()
1027 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U); in OC4Config()
/hal_stm32-3.4.0/stm32cube/stm32f4xx/drivers/src/
Dstm32f4xx_ll_tim.c359 TIM_OC_InitStruct->OCMode = LL_TIM_OCMODE_FROZEN; in LL_TIM_OC_StructInit()
749 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC1Config()
771 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode); in OC1Config()
828 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC2Config()
850 MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U); in OC2Config()
907 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC3Config()
929 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode); in OC3Config()
986 assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); in OC4Config()
1008 MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U); in OC4Config()

1234