1 /**
2 ******************************************************************************
3 * @file stm32l5xx_hal_tim.c
4 * @author MCD Application Team
5 * @brief TIM HAL module driver.
6 * This file provides firmware functions to manage the following
7 * functionalities of the Timer (TIM) peripheral:
8 * + TIM Time Base Initialization
9 * + TIM Time Base Start
10 * + TIM Time Base Start Interruption
11 * + TIM Time Base Start DMA
12 * + TIM Output Compare/PWM Initialization
13 * + TIM Output Compare/PWM Channel Configuration
14 * + TIM Output Compare/PWM Start
15 * + TIM Output Compare/PWM Start Interruption
16 * + TIM Output Compare/PWM Start DMA
17 * + TIM Input Capture Initialization
18 * + TIM Input Capture Channel Configuration
19 * + TIM Input Capture Start
20 * + TIM Input Capture Start Interruption
21 * + TIM Input Capture Start DMA
22 * + TIM One Pulse Initialization
23 * + TIM One Pulse Channel Configuration
24 * + TIM One Pulse Start
25 * + TIM Encoder Interface Initialization
26 * + TIM Encoder Interface Start
27 * + TIM Encoder Interface Start Interruption
28 * + TIM Encoder Interface Start DMA
29 * + Commutation Event configuration with Interruption and DMA
30 * + TIM OCRef clear configuration
31 * + TIM External Clock configuration
32 ******************************************************************************
33 * @attention
34 *
35 * Copyright (c) 2019 STMicroelectronics.
36 * All rights reserved.
37 *
38 * This software is licensed under terms that can be found in the LICENSE file
39 * in the root directory of this software component.
40 * If no LICENSE file comes with this software, it is provided AS-IS.
41 *
42 ******************************************************************************
43 @verbatim
44 ==============================================================================
45 ##### TIMER Generic features #####
46 ==============================================================================
47 [..] The Timer features include:
48 (#) 16-bit up, down, up/down auto-reload counter.
49 (#) 16-bit programmable prescaler allowing dividing (also on the fly) the
50 counter clock frequency either by any factor between 1 and 65536.
51 (#) Up to 4 independent channels for:
52 (++) Input Capture
53 (++) Output Compare
54 (++) PWM generation (Edge and Center-aligned Mode)
55 (++) One-pulse mode output
56 (#) Synchronization circuit to control the timer with external signals and to interconnect
57 several timers together.
58 (#) Supports incremental encoder for positioning purposes
59
60 ##### How to use this driver #####
61 ==============================================================================
62 [..]
63 (#) Initialize the TIM low level resources by implementing the following functions
64 depending on the selected feature:
65 (++) Time Base : HAL_TIM_Base_MspInit()
66 (++) Input Capture : HAL_TIM_IC_MspInit()
67 (++) Output Compare : HAL_TIM_OC_MspInit()
68 (++) PWM generation : HAL_TIM_PWM_MspInit()
69 (++) One-pulse mode output : HAL_TIM_OnePulse_MspInit()
70 (++) Encoder mode output : HAL_TIM_Encoder_MspInit()
71
72 (#) Initialize the TIM low level resources :
73 (##) Enable the TIM interface clock using __HAL_RCC_TIMx_CLK_ENABLE();
74 (##) TIM pins configuration
75 (+++) Enable the clock for the TIM GPIOs using the following function:
76 __HAL_RCC_GPIOx_CLK_ENABLE();
77 (+++) Configure these TIM pins in Alternate function mode using HAL_GPIO_Init();
78
79 (#) The external Clock can be configured, if needed (the default clock is the
80 internal clock from the APBx), using the following function:
81 HAL_TIM_ConfigClockSource, the clock configuration should be done before
82 any start function.
83
84 (#) Configure the TIM in the desired functioning mode using one of the
85 Initialization function of this driver:
86 (++) HAL_TIM_Base_Init: to use the Timer to generate a simple time base
87 (++) HAL_TIM_OC_Init and HAL_TIM_OC_ConfigChannel: to use the Timer to generate an
88 Output Compare signal.
89 (++) HAL_TIM_PWM_Init and HAL_TIM_PWM_ConfigChannel: to use the Timer to generate a
90 PWM signal.
91 (++) HAL_TIM_IC_Init and HAL_TIM_IC_ConfigChannel: to use the Timer to measure an
92 external signal.
93 (++) HAL_TIM_OnePulse_Init and HAL_TIM_OnePulse_ConfigChannel: to use the Timer
94 in One Pulse Mode.
95 (++) HAL_TIM_Encoder_Init: to use the Timer Encoder Interface.
96
97 (#) Activate the TIM peripheral using one of the start functions depending from the feature used:
98 (++) Time Base : HAL_TIM_Base_Start(), HAL_TIM_Base_Start_DMA(), HAL_TIM_Base_Start_IT()
99 (++) Input Capture : HAL_TIM_IC_Start(), HAL_TIM_IC_Start_DMA(), HAL_TIM_IC_Start_IT()
100 (++) Output Compare : HAL_TIM_OC_Start(), HAL_TIM_OC_Start_DMA(), HAL_TIM_OC_Start_IT()
101 (++) PWM generation : HAL_TIM_PWM_Start(), HAL_TIM_PWM_Start_DMA(), HAL_TIM_PWM_Start_IT()
102 (++) One-pulse mode output : HAL_TIM_OnePulse_Start(), HAL_TIM_OnePulse_Start_IT()
103 (++) Encoder mode output : HAL_TIM_Encoder_Start(), HAL_TIM_Encoder_Start_DMA(), HAL_TIM_Encoder_Start_IT().
104
105 (#) The DMA Burst is managed with the two following functions:
106 HAL_TIM_DMABurst_WriteStart()
107 HAL_TIM_DMABurst_ReadStart()
108
109 *** Callback registration ***
110 =============================================
111
112 [..]
113 The compilation define USE_HAL_TIM_REGISTER_CALLBACKS when set to 1
114 allows the user to configure dynamically the driver callbacks.
115
116 [..]
117 Use Function HAL_TIM_RegisterCallback() to register a callback.
118 HAL_TIM_RegisterCallback() takes as parameters the HAL peripheral handle,
119 the Callback ID and a pointer to the user callback function.
120
121 [..]
122 Use function HAL_TIM_UnRegisterCallback() to reset a callback to the default
123 weak function.
124 HAL_TIM_UnRegisterCallback takes as parameters the HAL peripheral handle,
125 and the Callback ID.
126
127 [..]
128 These functions allow to register/unregister following callbacks:
129 (+) Base_MspInitCallback : TIM Base Msp Init Callback.
130 (+) Base_MspDeInitCallback : TIM Base Msp DeInit Callback.
131 (+) IC_MspInitCallback : TIM IC Msp Init Callback.
132 (+) IC_MspDeInitCallback : TIM IC Msp DeInit Callback.
133 (+) OC_MspInitCallback : TIM OC Msp Init Callback.
134 (+) OC_MspDeInitCallback : TIM OC Msp DeInit Callback.
135 (+) PWM_MspInitCallback : TIM PWM Msp Init Callback.
136 (+) PWM_MspDeInitCallback : TIM PWM Msp DeInit Callback.
137 (+) OnePulse_MspInitCallback : TIM One Pulse Msp Init Callback.
138 (+) OnePulse_MspDeInitCallback : TIM One Pulse Msp DeInit Callback.
139 (+) Encoder_MspInitCallback : TIM Encoder Msp Init Callback.
140 (+) Encoder_MspDeInitCallback : TIM Encoder Msp DeInit Callback.
141 (+) HallSensor_MspInitCallback : TIM Hall Sensor Msp Init Callback.
142 (+) HallSensor_MspDeInitCallback : TIM Hall Sensor Msp DeInit Callback.
143 (+) PeriodElapsedCallback : TIM Period Elapsed Callback.
144 (+) PeriodElapsedHalfCpltCallback : TIM Period Elapsed half complete Callback.
145 (+) TriggerCallback : TIM Trigger Callback.
146 (+) TriggerHalfCpltCallback : TIM Trigger half complete Callback.
147 (+) IC_CaptureCallback : TIM Input Capture Callback.
148 (+) IC_CaptureHalfCpltCallback : TIM Input Capture half complete Callback.
149 (+) OC_DelayElapsedCallback : TIM Output Compare Delay Elapsed Callback.
150 (+) PWM_PulseFinishedCallback : TIM PWM Pulse Finished Callback.
151 (+) PWM_PulseFinishedHalfCpltCallback : TIM PWM Pulse Finished half complete Callback.
152 (+) ErrorCallback : TIM Error Callback.
153 (+) CommutationCallback : TIM Commutation Callback.
154 (+) CommutationHalfCpltCallback : TIM Commutation half complete Callback.
155 (+) BreakCallback : TIM Break Callback.
156 (+) Break2Callback : TIM Break2 Callback.
157
158 [..]
159 By default, after the Init and when the state is HAL_TIM_STATE_RESET
160 all interrupt callbacks are set to the corresponding weak functions:
161 examples HAL_TIM_TriggerCallback(), HAL_TIM_ErrorCallback().
162
163 [..]
164 Exception done for MspInit and MspDeInit functions that are reset to the legacy weak
165 functionalities in the Init / DeInit only when these callbacks are null
166 (not registered beforehand). If not, MspInit or MspDeInit are not null, the Init / DeInit
167 keep and use the user MspInit / MspDeInit callbacks(registered beforehand)
168
169 [..]
170 Callbacks can be registered / unregistered in HAL_TIM_STATE_READY state only.
171 Exception done MspInit / MspDeInit that can be registered / unregistered
172 in HAL_TIM_STATE_READY or HAL_TIM_STATE_RESET state,
173 thus registered(user) MspInit / DeInit callbacks can be used during the Init / DeInit.
174 In that case first register the MspInit/MspDeInit user callbacks
175 using HAL_TIM_RegisterCallback() before calling DeInit or Init function.
176
177 [..]
178 When The compilation define USE_HAL_TIM_REGISTER_CALLBACKS is set to 0 or
179 not defined, the callback registration feature is not available and all callbacks
180 are set to the corresponding weak functions.
181
182 @endverbatim
183 ******************************************************************************
184 */
185
186 /* Includes ------------------------------------------------------------------*/
187 #include "stm32l5xx_hal.h"
188
189 /** @addtogroup STM32L5xx_HAL_Driver
190 * @{
191 */
192
193 /** @defgroup TIM TIM
194 * @brief TIM HAL module driver
195 * @{
196 */
197
198 #ifdef HAL_TIM_MODULE_ENABLED
199
200 /* Private typedef -----------------------------------------------------------*/
201 /* Private define ------------------------------------------------------------*/
202 /* Private macros ------------------------------------------------------------*/
203 /* Private variables ---------------------------------------------------------*/
204 /* Private function prototypes -----------------------------------------------*/
205 /** @addtogroup TIM_Private_Functions
206 * @{
207 */
208 static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config);
209 static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config);
210 static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config);
211 static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config);
212 static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config);
213 static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter);
214 static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
215 uint32_t TIM_ICFilter);
216 static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter);
217 static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
218 uint32_t TIM_ICFilter);
219 static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
220 uint32_t TIM_ICFilter);
221 static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource);
222 static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma);
223 static void TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef *hdma);
224 static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma);
225 static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma);
226 static void TIM_DMATriggerHalfCplt(DMA_HandleTypeDef *hdma);
227 static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
228 const TIM_SlaveConfigTypeDef *sSlaveConfig);
229 /**
230 * @}
231 */
232 /* Exported functions --------------------------------------------------------*/
233
234 /** @defgroup TIM_Exported_Functions TIM Exported Functions
235 * @{
236 */
237
238 /** @defgroup TIM_Exported_Functions_Group1 TIM Time Base functions
239 * @brief Time Base functions
240 *
241 @verbatim
242 ==============================================================================
243 ##### Time Base functions #####
244 ==============================================================================
245 [..]
246 This section provides functions allowing to:
247 (+) Initialize and configure the TIM base.
248 (+) De-initialize the TIM base.
249 (+) Start the Time Base.
250 (+) Stop the Time Base.
251 (+) Start the Time Base and enable interrupt.
252 (+) Stop the Time Base and disable interrupt.
253 (+) Start the Time Base and enable DMA transfer.
254 (+) Stop the Time Base and disable DMA transfer.
255
256 @endverbatim
257 * @{
258 */
259 /**
260 * @brief Initializes the TIM Time base Unit according to the specified
261 * parameters in the TIM_HandleTypeDef and initialize the associated handle.
262 * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse)
263 * requires a timer reset to avoid unexpected direction
264 * due to DIR bit readonly in center aligned mode.
265 * Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
266 * @param htim TIM Base handle
267 * @retval HAL status
268 */
HAL_TIM_Base_Init(TIM_HandleTypeDef * htim)269 HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
270 {
271 /* Check the TIM handle allocation */
272 if (htim == NULL)
273 {
274 return HAL_ERROR;
275 }
276
277 /* Check the parameters */
278 assert_param(IS_TIM_INSTANCE(htim->Instance));
279 assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
280 assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
281 assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
282 assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
283
284 if (htim->State == HAL_TIM_STATE_RESET)
285 {
286 /* Allocate lock resource and initialize it */
287 htim->Lock = HAL_UNLOCKED;
288
289 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
290 /* Reset interrupt callbacks to legacy weak callbacks */
291 TIM_ResetCallback(htim);
292
293 if (htim->Base_MspInitCallback == NULL)
294 {
295 htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
296 }
297 /* Init the low level hardware : GPIO, CLOCK, NVIC */
298 htim->Base_MspInitCallback(htim);
299 #else
300 /* Init the low level hardware : GPIO, CLOCK, NVIC */
301 HAL_TIM_Base_MspInit(htim);
302 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
303 }
304
305 /* Set the TIM state */
306 htim->State = HAL_TIM_STATE_BUSY;
307
308 /* Set the Time Base configuration */
309 TIM_Base_SetConfig(htim->Instance, &htim->Init);
310
311 /* Initialize the DMA burst operation state */
312 htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
313
314 /* Initialize the TIM channels state */
315 TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
316 TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
317
318 /* Initialize the TIM state*/
319 htim->State = HAL_TIM_STATE_READY;
320
321 return HAL_OK;
322 }
323
324 /**
325 * @brief DeInitializes the TIM Base peripheral
326 * @param htim TIM Base handle
327 * @retval HAL status
328 */
HAL_TIM_Base_DeInit(TIM_HandleTypeDef * htim)329 HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
330 {
331 /* Check the parameters */
332 assert_param(IS_TIM_INSTANCE(htim->Instance));
333
334 htim->State = HAL_TIM_STATE_BUSY;
335
336 /* Disable the TIM Peripheral Clock */
337 __HAL_TIM_DISABLE(htim);
338
339 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
340 if (htim->Base_MspDeInitCallback == NULL)
341 {
342 htim->Base_MspDeInitCallback = HAL_TIM_Base_MspDeInit;
343 }
344 /* DeInit the low level hardware */
345 htim->Base_MspDeInitCallback(htim);
346 #else
347 /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
348 HAL_TIM_Base_MspDeInit(htim);
349 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
350
351 /* Change the DMA burst operation state */
352 htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
353
354 /* Change the TIM channels state */
355 TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
356 TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
357
358 /* Change TIM state */
359 htim->State = HAL_TIM_STATE_RESET;
360
361 /* Release Lock */
362 __HAL_UNLOCK(htim);
363
364 return HAL_OK;
365 }
366
367 /**
368 * @brief Initializes the TIM Base MSP.
369 * @param htim TIM Base handle
370 * @retval None
371 */
HAL_TIM_Base_MspInit(TIM_HandleTypeDef * htim)372 __weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
373 {
374 /* Prevent unused argument(s) compilation warning */
375 UNUSED(htim);
376
377 /* NOTE : This function should not be modified, when the callback is needed,
378 the HAL_TIM_Base_MspInit could be implemented in the user file
379 */
380 }
381
382 /**
383 * @brief DeInitializes TIM Base MSP.
384 * @param htim TIM Base handle
385 * @retval None
386 */
HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef * htim)387 __weak void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim)
388 {
389 /* Prevent unused argument(s) compilation warning */
390 UNUSED(htim);
391
392 /* NOTE : This function should not be modified, when the callback is needed,
393 the HAL_TIM_Base_MspDeInit could be implemented in the user file
394 */
395 }
396
397
398 /**
399 * @brief Starts the TIM Base generation.
400 * @param htim TIM Base handle
401 * @retval HAL status
402 */
HAL_TIM_Base_Start(TIM_HandleTypeDef * htim)403 HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
404 {
405 uint32_t tmpsmcr;
406
407 /* Check the parameters */
408 assert_param(IS_TIM_INSTANCE(htim->Instance));
409
410 /* Check the TIM state */
411 if (htim->State != HAL_TIM_STATE_READY)
412 {
413 return HAL_ERROR;
414 }
415
416 /* Set the TIM state */
417 htim->State = HAL_TIM_STATE_BUSY;
418
419 /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
420 if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
421 {
422 tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
423 if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
424 {
425 __HAL_TIM_ENABLE(htim);
426 }
427 }
428 else
429 {
430 __HAL_TIM_ENABLE(htim);
431 }
432
433 /* Return function status */
434 return HAL_OK;
435 }
436
437 /**
438 * @brief Stops the TIM Base generation.
439 * @param htim TIM Base handle
440 * @retval HAL status
441 */
HAL_TIM_Base_Stop(TIM_HandleTypeDef * htim)442 HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
443 {
444 /* Check the parameters */
445 assert_param(IS_TIM_INSTANCE(htim->Instance));
446
447 /* Disable the Peripheral */
448 __HAL_TIM_DISABLE(htim);
449
450 /* Set the TIM state */
451 htim->State = HAL_TIM_STATE_READY;
452
453 /* Return function status */
454 return HAL_OK;
455 }
456
457 /**
458 * @brief Starts the TIM Base generation in interrupt mode.
459 * @param htim TIM Base handle
460 * @retval HAL status
461 */
HAL_TIM_Base_Start_IT(TIM_HandleTypeDef * htim)462 HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
463 {
464 uint32_t tmpsmcr;
465
466 /* Check the parameters */
467 assert_param(IS_TIM_INSTANCE(htim->Instance));
468
469 /* Check the TIM state */
470 if (htim->State != HAL_TIM_STATE_READY)
471 {
472 return HAL_ERROR;
473 }
474
475 /* Set the TIM state */
476 htim->State = HAL_TIM_STATE_BUSY;
477
478 /* Enable the TIM Update interrupt */
479 __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
480
481 /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
482 if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
483 {
484 tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
485 if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
486 {
487 __HAL_TIM_ENABLE(htim);
488 }
489 }
490 else
491 {
492 __HAL_TIM_ENABLE(htim);
493 }
494
495 /* Return function status */
496 return HAL_OK;
497 }
498
499 /**
500 * @brief Stops the TIM Base generation in interrupt mode.
501 * @param htim TIM Base handle
502 * @retval HAL status
503 */
HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef * htim)504 HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
505 {
506 /* Check the parameters */
507 assert_param(IS_TIM_INSTANCE(htim->Instance));
508
509 /* Disable the TIM Update interrupt */
510 __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
511
512 /* Disable the Peripheral */
513 __HAL_TIM_DISABLE(htim);
514
515 /* Set the TIM state */
516 htim->State = HAL_TIM_STATE_READY;
517
518 /* Return function status */
519 return HAL_OK;
520 }
521
522 /**
523 * @brief Starts the TIM Base generation in DMA mode.
524 * @param htim TIM Base handle
525 * @param pData The source Buffer address.
526 * @param Length The length of data to be transferred from memory to peripheral.
527 * @retval HAL status
528 */
HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef * htim,const uint32_t * pData,uint16_t Length)529 HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, const uint32_t *pData, uint16_t Length)
530 {
531 uint32_t tmpsmcr;
532
533 /* Check the parameters */
534 assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));
535
536 /* Set the TIM state */
537 if (htim->State == HAL_TIM_STATE_BUSY)
538 {
539 return HAL_BUSY;
540 }
541 else if (htim->State == HAL_TIM_STATE_READY)
542 {
543 if ((pData == NULL) || (Length == 0U))
544 {
545 return HAL_ERROR;
546 }
547 else
548 {
549 htim->State = HAL_TIM_STATE_BUSY;
550 }
551 }
552 else
553 {
554 return HAL_ERROR;
555 }
556
557 /* Set the DMA Period elapsed callbacks */
558 htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
559 htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
560
561 /* Set the DMA error callback */
562 htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
563
564 /* Enable the DMA channel */
565 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->ARR,
566 Length) != HAL_OK)
567 {
568 /* Return error status */
569 return HAL_ERROR;
570 }
571
572 /* Enable the TIM Update DMA request */
573 __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE);
574
575 /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
576 if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
577 {
578 tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
579 if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
580 {
581 __HAL_TIM_ENABLE(htim);
582 }
583 }
584 else
585 {
586 __HAL_TIM_ENABLE(htim);
587 }
588
589 /* Return function status */
590 return HAL_OK;
591 }
592
593 /**
594 * @brief Stops the TIM Base generation in DMA mode.
595 * @param htim TIM Base handle
596 * @retval HAL status
597 */
HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef * htim)598 HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim)
599 {
600 /* Check the parameters */
601 assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));
602
603 /* Disable the TIM Update DMA request */
604 __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE);
605
606 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
607
608 /* Disable the Peripheral */
609 __HAL_TIM_DISABLE(htim);
610
611 /* Set the TIM state */
612 htim->State = HAL_TIM_STATE_READY;
613
614 /* Return function status */
615 return HAL_OK;
616 }
617
618 /**
619 * @}
620 */
621
622 /** @defgroup TIM_Exported_Functions_Group2 TIM Output Compare functions
623 * @brief TIM Output Compare functions
624 *
625 @verbatim
626 ==============================================================================
627 ##### TIM Output Compare functions #####
628 ==============================================================================
629 [..]
630 This section provides functions allowing to:
631 (+) Initialize and configure the TIM Output Compare.
632 (+) De-initialize the TIM Output Compare.
633 (+) Start the TIM Output Compare.
634 (+) Stop the TIM Output Compare.
635 (+) Start the TIM Output Compare and enable interrupt.
636 (+) Stop the TIM Output Compare and disable interrupt.
637 (+) Start the TIM Output Compare and enable DMA transfer.
638 (+) Stop the TIM Output Compare and disable DMA transfer.
639
640 @endverbatim
641 * @{
642 */
643 /**
644 * @brief Initializes the TIM Output Compare according to the specified
645 * parameters in the TIM_HandleTypeDef and initializes the associated handle.
646 * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse)
647 * requires a timer reset to avoid unexpected direction
648 * due to DIR bit readonly in center aligned mode.
649 * Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
650 * @param htim TIM Output Compare handle
651 * @retval HAL status
652 */
HAL_TIM_OC_Init(TIM_HandleTypeDef * htim)653 HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
654 {
655 /* Check the TIM handle allocation */
656 if (htim == NULL)
657 {
658 return HAL_ERROR;
659 }
660
661 /* Check the parameters */
662 assert_param(IS_TIM_INSTANCE(htim->Instance));
663 assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
664 assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
665 assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
666 assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
667
668 if (htim->State == HAL_TIM_STATE_RESET)
669 {
670 /* Allocate lock resource and initialize it */
671 htim->Lock = HAL_UNLOCKED;
672
673 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
674 /* Reset interrupt callbacks to legacy weak callbacks */
675 TIM_ResetCallback(htim);
676
677 if (htim->OC_MspInitCallback == NULL)
678 {
679 htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
680 }
681 /* Init the low level hardware : GPIO, CLOCK, NVIC */
682 htim->OC_MspInitCallback(htim);
683 #else
684 /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
685 HAL_TIM_OC_MspInit(htim);
686 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
687 }
688
689 /* Set the TIM state */
690 htim->State = HAL_TIM_STATE_BUSY;
691
692 /* Init the base time for the Output Compare */
693 TIM_Base_SetConfig(htim->Instance, &htim->Init);
694
695 /* Initialize the DMA burst operation state */
696 htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
697
698 /* Initialize the TIM channels state */
699 TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
700 TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
701
702 /* Initialize the TIM state*/
703 htim->State = HAL_TIM_STATE_READY;
704
705 return HAL_OK;
706 }
707
708 /**
709 * @brief DeInitializes the TIM peripheral
710 * @param htim TIM Output Compare handle
711 * @retval HAL status
712 */
HAL_TIM_OC_DeInit(TIM_HandleTypeDef * htim)713 HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim)
714 {
715 /* Check the parameters */
716 assert_param(IS_TIM_INSTANCE(htim->Instance));
717
718 htim->State = HAL_TIM_STATE_BUSY;
719
720 /* Disable the TIM Peripheral Clock */
721 __HAL_TIM_DISABLE(htim);
722
723 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
724 if (htim->OC_MspDeInitCallback == NULL)
725 {
726 htim->OC_MspDeInitCallback = HAL_TIM_OC_MspDeInit;
727 }
728 /* DeInit the low level hardware */
729 htim->OC_MspDeInitCallback(htim);
730 #else
731 /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
732 HAL_TIM_OC_MspDeInit(htim);
733 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
734
735 /* Change the DMA burst operation state */
736 htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
737
738 /* Change the TIM channels state */
739 TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
740 TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
741
742 /* Change TIM state */
743 htim->State = HAL_TIM_STATE_RESET;
744
745 /* Release Lock */
746 __HAL_UNLOCK(htim);
747
748 return HAL_OK;
749 }
750
751 /**
752 * @brief Initializes the TIM Output Compare MSP.
753 * @param htim TIM Output Compare handle
754 * @retval None
755 */
HAL_TIM_OC_MspInit(TIM_HandleTypeDef * htim)756 __weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
757 {
758 /* Prevent unused argument(s) compilation warning */
759 UNUSED(htim);
760
761 /* NOTE : This function should not be modified, when the callback is needed,
762 the HAL_TIM_OC_MspInit could be implemented in the user file
763 */
764 }
765
766 /**
767 * @brief DeInitializes TIM Output Compare MSP.
768 * @param htim TIM Output Compare handle
769 * @retval None
770 */
HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef * htim)771 __weak void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim)
772 {
773 /* Prevent unused argument(s) compilation warning */
774 UNUSED(htim);
775
776 /* NOTE : This function should not be modified, when the callback is needed,
777 the HAL_TIM_OC_MspDeInit could be implemented in the user file
778 */
779 }
780
781 /**
782 * @brief Starts the TIM Output Compare signal generation.
783 * @param htim TIM Output Compare handle
784 * @param Channel TIM Channel to be enabled
785 * This parameter can be one of the following values:
786 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
787 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
788 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
789 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
790 * @arg TIM_CHANNEL_5: TIM Channel 5 selected
791 * @arg TIM_CHANNEL_6: TIM Channel 6 selected
792 * @retval HAL status
793 */
HAL_TIM_OC_Start(TIM_HandleTypeDef * htim,uint32_t Channel)794 HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
795 {
796 uint32_t tmpsmcr;
797
798 /* Check the parameters */
799 assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
800
801 /* Check the TIM channel state */
802 if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
803 {
804 return HAL_ERROR;
805 }
806
807 /* Set the TIM channel state */
808 TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
809
810 /* Enable the Output compare channel */
811 TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
812
813 if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
814 {
815 /* Enable the main output */
816 __HAL_TIM_MOE_ENABLE(htim);
817 }
818
819 /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
820 if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
821 {
822 tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
823 if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
824 {
825 __HAL_TIM_ENABLE(htim);
826 }
827 }
828 else
829 {
830 __HAL_TIM_ENABLE(htim);
831 }
832
833 /* Return function status */
834 return HAL_OK;
835 }
836
837 /**
838 * @brief Stops the TIM Output Compare signal generation.
839 * @param htim TIM Output Compare handle
840 * @param Channel TIM Channel to be disabled
841 * This parameter can be one of the following values:
842 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
843 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
844 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
845 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
846 * @arg TIM_CHANNEL_5: TIM Channel 5 selected
847 * @arg TIM_CHANNEL_6: TIM Channel 6 selected
848 * @retval HAL status
849 */
HAL_TIM_OC_Stop(TIM_HandleTypeDef * htim,uint32_t Channel)850 HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
851 {
852 /* Check the parameters */
853 assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
854
855 /* Disable the Output compare channel */
856 TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
857
858 if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
859 {
860 /* Disable the Main Output */
861 __HAL_TIM_MOE_DISABLE(htim);
862 }
863
864 /* Disable the Peripheral */
865 __HAL_TIM_DISABLE(htim);
866
867 /* Set the TIM channel state */
868 TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
869
870 /* Return function status */
871 return HAL_OK;
872 }
873
874 /**
875 * @brief Starts the TIM Output Compare signal generation in interrupt mode.
876 * @param htim TIM Output Compare handle
877 * @param Channel TIM Channel to be enabled
878 * This parameter can be one of the following values:
879 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
880 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
881 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
882 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
883 * @retval HAL status
884 */
HAL_TIM_OC_Start_IT(TIM_HandleTypeDef * htim,uint32_t Channel)885 HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
886 {
887 HAL_StatusTypeDef status = HAL_OK;
888 uint32_t tmpsmcr;
889
890 /* Check the parameters */
891 assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
892
893 /* Check the TIM channel state */
894 if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
895 {
896 return HAL_ERROR;
897 }
898
899 /* Set the TIM channel state */
900 TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
901
902 switch (Channel)
903 {
904 case TIM_CHANNEL_1:
905 {
906 /* Enable the TIM Capture/Compare 1 interrupt */
907 __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
908 break;
909 }
910
911 case TIM_CHANNEL_2:
912 {
913 /* Enable the TIM Capture/Compare 2 interrupt */
914 __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
915 break;
916 }
917
918 case TIM_CHANNEL_3:
919 {
920 /* Enable the TIM Capture/Compare 3 interrupt */
921 __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
922 break;
923 }
924
925 case TIM_CHANNEL_4:
926 {
927 /* Enable the TIM Capture/Compare 4 interrupt */
928 __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
929 break;
930 }
931
932 default:
933 status = HAL_ERROR;
934 break;
935 }
936
937 if (status == HAL_OK)
938 {
939 /* Enable the Output compare channel */
940 TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
941
942 if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
943 {
944 /* Enable the main output */
945 __HAL_TIM_MOE_ENABLE(htim);
946 }
947
948 /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
949 if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
950 {
951 tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
952 if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
953 {
954 __HAL_TIM_ENABLE(htim);
955 }
956 }
957 else
958 {
959 __HAL_TIM_ENABLE(htim);
960 }
961 }
962
963 /* Return function status */
964 return status;
965 }
966
967 /**
968 * @brief Stops the TIM Output Compare signal generation in interrupt mode.
969 * @param htim TIM Output Compare handle
970 * @param Channel TIM Channel to be disabled
971 * This parameter can be one of the following values:
972 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
973 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
974 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
975 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
976 * @retval HAL status
977 */
HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef * htim,uint32_t Channel)978 HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
979 {
980 HAL_StatusTypeDef status = HAL_OK;
981
982 /* Check the parameters */
983 assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
984
985 switch (Channel)
986 {
987 case TIM_CHANNEL_1:
988 {
989 /* Disable the TIM Capture/Compare 1 interrupt */
990 __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
991 break;
992 }
993
994 case TIM_CHANNEL_2:
995 {
996 /* Disable the TIM Capture/Compare 2 interrupt */
997 __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
998 break;
999 }
1000
1001 case TIM_CHANNEL_3:
1002 {
1003 /* Disable the TIM Capture/Compare 3 interrupt */
1004 __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
1005 break;
1006 }
1007
1008 case TIM_CHANNEL_4:
1009 {
1010 /* Disable the TIM Capture/Compare 4 interrupt */
1011 __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
1012 break;
1013 }
1014
1015 default:
1016 status = HAL_ERROR;
1017 break;
1018 }
1019
1020 if (status == HAL_OK)
1021 {
1022 /* Disable the Output compare channel */
1023 TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
1024
1025 if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1026 {
1027 /* Disable the Main Output */
1028 __HAL_TIM_MOE_DISABLE(htim);
1029 }
1030
1031 /* Disable the Peripheral */
1032 __HAL_TIM_DISABLE(htim);
1033
1034 /* Set the TIM channel state */
1035 TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
1036 }
1037
1038 /* Return function status */
1039 return status;
1040 }
1041
1042 /**
1043 * @brief Starts the TIM Output Compare signal generation in DMA mode.
1044 * @param htim TIM Output Compare handle
1045 * @param Channel TIM Channel to be enabled
1046 * This parameter can be one of the following values:
1047 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
1048 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
1049 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
1050 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
1051 * @param pData The source Buffer address.
1052 * @param Length The length of data to be transferred from memory to TIM peripheral
1053 * @retval HAL status
1054 */
HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef * htim,uint32_t Channel,const uint32_t * pData,uint16_t Length)1055 HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
1056 uint16_t Length)
1057 {
1058 HAL_StatusTypeDef status = HAL_OK;
1059 uint32_t tmpsmcr;
1060
1061 /* Check the parameters */
1062 assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1063
1064 /* Set the TIM channel state */
1065 if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
1066 {
1067 return HAL_BUSY;
1068 }
1069 else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
1070 {
1071 if ((pData == NULL) || (Length == 0U))
1072 {
1073 return HAL_ERROR;
1074 }
1075 else
1076 {
1077 TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
1078 }
1079 }
1080 else
1081 {
1082 return HAL_ERROR;
1083 }
1084
1085 switch (Channel)
1086 {
1087 case TIM_CHANNEL_1:
1088 {
1089 /* Set the DMA compare callbacks */
1090 htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
1091 htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
1092
1093 /* Set the DMA error callback */
1094 htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
1095
1096 /* Enable the DMA channel */
1097 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
1098 Length) != HAL_OK)
1099 {
1100 /* Return error status */
1101 return HAL_ERROR;
1102 }
1103
1104 /* Enable the TIM Capture/Compare 1 DMA request */
1105 __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
1106 break;
1107 }
1108
1109 case TIM_CHANNEL_2:
1110 {
1111 /* Set the DMA compare callbacks */
1112 htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
1113 htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
1114
1115 /* Set the DMA error callback */
1116 htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
1117
1118 /* Enable the DMA channel */
1119 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
1120 Length) != HAL_OK)
1121 {
1122 /* Return error status */
1123 return HAL_ERROR;
1124 }
1125
1126 /* Enable the TIM Capture/Compare 2 DMA request */
1127 __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
1128 break;
1129 }
1130
1131 case TIM_CHANNEL_3:
1132 {
1133 /* Set the DMA compare callbacks */
1134 htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
1135 htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
1136
1137 /* Set the DMA error callback */
1138 htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
1139
1140 /* Enable the DMA channel */
1141 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
1142 Length) != HAL_OK)
1143 {
1144 /* Return error status */
1145 return HAL_ERROR;
1146 }
1147 /* Enable the TIM Capture/Compare 3 DMA request */
1148 __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
1149 break;
1150 }
1151
1152 case TIM_CHANNEL_4:
1153 {
1154 /* Set the DMA compare callbacks */
1155 htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
1156 htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
1157
1158 /* Set the DMA error callback */
1159 htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
1160
1161 /* Enable the DMA channel */
1162 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
1163 Length) != HAL_OK)
1164 {
1165 /* Return error status */
1166 return HAL_ERROR;
1167 }
1168 /* Enable the TIM Capture/Compare 4 DMA request */
1169 __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
1170 break;
1171 }
1172
1173 default:
1174 status = HAL_ERROR;
1175 break;
1176 }
1177
1178 if (status == HAL_OK)
1179 {
1180 /* Enable the Output compare channel */
1181 TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
1182
1183 if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1184 {
1185 /* Enable the main output */
1186 __HAL_TIM_MOE_ENABLE(htim);
1187 }
1188
1189 /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
1190 if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
1191 {
1192 tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
1193 if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
1194 {
1195 __HAL_TIM_ENABLE(htim);
1196 }
1197 }
1198 else
1199 {
1200 __HAL_TIM_ENABLE(htim);
1201 }
1202 }
1203
1204 /* Return function status */
1205 return status;
1206 }
1207
1208 /**
1209 * @brief Stops the TIM Output Compare signal generation in DMA mode.
1210 * @param htim TIM Output Compare handle
1211 * @param Channel TIM Channel to be disabled
1212 * This parameter can be one of the following values:
1213 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
1214 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
1215 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
1216 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
1217 * @retval HAL status
1218 */
HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef * htim,uint32_t Channel)1219 HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
1220 {
1221 HAL_StatusTypeDef status = HAL_OK;
1222
1223 /* Check the parameters */
1224 assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1225
1226 switch (Channel)
1227 {
1228 case TIM_CHANNEL_1:
1229 {
1230 /* Disable the TIM Capture/Compare 1 DMA request */
1231 __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
1232 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
1233 break;
1234 }
1235
1236 case TIM_CHANNEL_2:
1237 {
1238 /* Disable the TIM Capture/Compare 2 DMA request */
1239 __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
1240 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
1241 break;
1242 }
1243
1244 case TIM_CHANNEL_3:
1245 {
1246 /* Disable the TIM Capture/Compare 3 DMA request */
1247 __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
1248 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
1249 break;
1250 }
1251
1252 case TIM_CHANNEL_4:
1253 {
1254 /* Disable the TIM Capture/Compare 4 interrupt */
1255 __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
1256 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
1257 break;
1258 }
1259
1260 default:
1261 status = HAL_ERROR;
1262 break;
1263 }
1264
1265 if (status == HAL_OK)
1266 {
1267 /* Disable the Output compare channel */
1268 TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
1269
1270 if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1271 {
1272 /* Disable the Main Output */
1273 __HAL_TIM_MOE_DISABLE(htim);
1274 }
1275
1276 /* Disable the Peripheral */
1277 __HAL_TIM_DISABLE(htim);
1278
1279 /* Set the TIM channel state */
1280 TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
1281 }
1282
1283 /* Return function status */
1284 return status;
1285 }
1286
1287 /**
1288 * @}
1289 */
1290
1291 /** @defgroup TIM_Exported_Functions_Group3 TIM PWM functions
1292 * @brief TIM PWM functions
1293 *
1294 @verbatim
1295 ==============================================================================
1296 ##### TIM PWM functions #####
1297 ==============================================================================
1298 [..]
1299 This section provides functions allowing to:
1300 (+) Initialize and configure the TIM PWM.
1301 (+) De-initialize the TIM PWM.
1302 (+) Start the TIM PWM.
1303 (+) Stop the TIM PWM.
1304 (+) Start the TIM PWM and enable interrupt.
1305 (+) Stop the TIM PWM and disable interrupt.
1306 (+) Start the TIM PWM and enable DMA transfer.
1307 (+) Stop the TIM PWM and disable DMA transfer.
1308
1309 @endverbatim
1310 * @{
1311 */
1312 /**
1313 * @brief Initializes the TIM PWM Time Base according to the specified
1314 * parameters in the TIM_HandleTypeDef and initializes the associated handle.
1315 * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse)
1316 * requires a timer reset to avoid unexpected direction
1317 * due to DIR bit readonly in center aligned mode.
1318 * Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
1319 * @param htim TIM PWM handle
1320 * @retval HAL status
1321 */
HAL_TIM_PWM_Init(TIM_HandleTypeDef * htim)1322 HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
1323 {
1324 /* Check the TIM handle allocation */
1325 if (htim == NULL)
1326 {
1327 return HAL_ERROR;
1328 }
1329
1330 /* Check the parameters */
1331 assert_param(IS_TIM_INSTANCE(htim->Instance));
1332 assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
1333 assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
1334 assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
1335 assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
1336
1337 if (htim->State == HAL_TIM_STATE_RESET)
1338 {
1339 /* Allocate lock resource and initialize it */
1340 htim->Lock = HAL_UNLOCKED;
1341
1342 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
1343 /* Reset interrupt callbacks to legacy weak callbacks */
1344 TIM_ResetCallback(htim);
1345
1346 if (htim->PWM_MspInitCallback == NULL)
1347 {
1348 htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
1349 }
1350 /* Init the low level hardware : GPIO, CLOCK, NVIC */
1351 htim->PWM_MspInitCallback(htim);
1352 #else
1353 /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
1354 HAL_TIM_PWM_MspInit(htim);
1355 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
1356 }
1357
1358 /* Set the TIM state */
1359 htim->State = HAL_TIM_STATE_BUSY;
1360
1361 /* Init the base time for the PWM */
1362 TIM_Base_SetConfig(htim->Instance, &htim->Init);
1363
1364 /* Initialize the DMA burst operation state */
1365 htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
1366
1367 /* Initialize the TIM channels state */
1368 TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
1369 TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
1370
1371 /* Initialize the TIM state*/
1372 htim->State = HAL_TIM_STATE_READY;
1373
1374 return HAL_OK;
1375 }
1376
1377 /**
1378 * @brief DeInitializes the TIM peripheral
1379 * @param htim TIM PWM handle
1380 * @retval HAL status
1381 */
HAL_TIM_PWM_DeInit(TIM_HandleTypeDef * htim)1382 HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)
1383 {
1384 /* Check the parameters */
1385 assert_param(IS_TIM_INSTANCE(htim->Instance));
1386
1387 htim->State = HAL_TIM_STATE_BUSY;
1388
1389 /* Disable the TIM Peripheral Clock */
1390 __HAL_TIM_DISABLE(htim);
1391
1392 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
1393 if (htim->PWM_MspDeInitCallback == NULL)
1394 {
1395 htim->PWM_MspDeInitCallback = HAL_TIM_PWM_MspDeInit;
1396 }
1397 /* DeInit the low level hardware */
1398 htim->PWM_MspDeInitCallback(htim);
1399 #else
1400 /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
1401 HAL_TIM_PWM_MspDeInit(htim);
1402 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
1403
1404 /* Change the DMA burst operation state */
1405 htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
1406
1407 /* Change the TIM channels state */
1408 TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
1409 TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
1410
1411 /* Change TIM state */
1412 htim->State = HAL_TIM_STATE_RESET;
1413
1414 /* Release Lock */
1415 __HAL_UNLOCK(htim);
1416
1417 return HAL_OK;
1418 }
1419
1420 /**
1421 * @brief Initializes the TIM PWM MSP.
1422 * @param htim TIM PWM handle
1423 * @retval None
1424 */
HAL_TIM_PWM_MspInit(TIM_HandleTypeDef * htim)1425 __weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
1426 {
1427 /* Prevent unused argument(s) compilation warning */
1428 UNUSED(htim);
1429
1430 /* NOTE : This function should not be modified, when the callback is needed,
1431 the HAL_TIM_PWM_MspInit could be implemented in the user file
1432 */
1433 }
1434
1435 /**
1436 * @brief DeInitializes TIM PWM MSP.
1437 * @param htim TIM PWM handle
1438 * @retval None
1439 */
HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef * htim)1440 __weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)
1441 {
1442 /* Prevent unused argument(s) compilation warning */
1443 UNUSED(htim);
1444
1445 /* NOTE : This function should not be modified, when the callback is needed,
1446 the HAL_TIM_PWM_MspDeInit could be implemented in the user file
1447 */
1448 }
1449
1450 /**
1451 * @brief Starts the PWM signal generation.
1452 * @param htim TIM handle
1453 * @param Channel TIM Channels to be enabled
1454 * This parameter can be one of the following values:
1455 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
1456 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
1457 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
1458 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
1459 * @arg TIM_CHANNEL_5: TIM Channel 5 selected
1460 * @arg TIM_CHANNEL_6: TIM Channel 6 selected
1461 * @retval HAL status
1462 */
HAL_TIM_PWM_Start(TIM_HandleTypeDef * htim,uint32_t Channel)1463 HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
1464 {
1465 uint32_t tmpsmcr;
1466
1467 /* Check the parameters */
1468 assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1469
1470 /* Check the TIM channel state */
1471 if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
1472 {
1473 return HAL_ERROR;
1474 }
1475
1476 /* Set the TIM channel state */
1477 TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
1478
1479 /* Enable the Capture compare channel */
1480 TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
1481
1482 if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1483 {
1484 /* Enable the main output */
1485 __HAL_TIM_MOE_ENABLE(htim);
1486 }
1487
1488 /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
1489 if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
1490 {
1491 tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
1492 if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
1493 {
1494 __HAL_TIM_ENABLE(htim);
1495 }
1496 }
1497 else
1498 {
1499 __HAL_TIM_ENABLE(htim);
1500 }
1501
1502 /* Return function status */
1503 return HAL_OK;
1504 }
1505
1506 /**
1507 * @brief Stops the PWM signal generation.
1508 * @param htim TIM PWM handle
1509 * @param Channel TIM Channels to be disabled
1510 * This parameter can be one of the following values:
1511 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
1512 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
1513 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
1514 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
1515 * @arg TIM_CHANNEL_5: TIM Channel 5 selected
1516 * @arg TIM_CHANNEL_6: TIM Channel 6 selected
1517 * @retval HAL status
1518 */
HAL_TIM_PWM_Stop(TIM_HandleTypeDef * htim,uint32_t Channel)1519 HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
1520 {
1521 /* Check the parameters */
1522 assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1523
1524 /* Disable the Capture compare channel */
1525 TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
1526
1527 if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1528 {
1529 /* Disable the Main Output */
1530 __HAL_TIM_MOE_DISABLE(htim);
1531 }
1532
1533 /* Disable the Peripheral */
1534 __HAL_TIM_DISABLE(htim);
1535
1536 /* Set the TIM channel state */
1537 TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
1538
1539 /* Return function status */
1540 return HAL_OK;
1541 }
1542
1543 /**
1544 * @brief Starts the PWM signal generation in interrupt mode.
1545 * @param htim TIM PWM handle
1546 * @param Channel TIM Channel to be enabled
1547 * This parameter can be one of the following values:
1548 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
1549 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
1550 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
1551 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
1552 * @retval HAL status
1553 */
HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef * htim,uint32_t Channel)1554 HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
1555 {
1556 HAL_StatusTypeDef status = HAL_OK;
1557 uint32_t tmpsmcr;
1558
1559 /* Check the parameters */
1560 assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1561
1562 /* Check the TIM channel state */
1563 if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
1564 {
1565 return HAL_ERROR;
1566 }
1567
1568 /* Set the TIM channel state */
1569 TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
1570
1571 switch (Channel)
1572 {
1573 case TIM_CHANNEL_1:
1574 {
1575 /* Enable the TIM Capture/Compare 1 interrupt */
1576 __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
1577 break;
1578 }
1579
1580 case TIM_CHANNEL_2:
1581 {
1582 /* Enable the TIM Capture/Compare 2 interrupt */
1583 __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
1584 break;
1585 }
1586
1587 case TIM_CHANNEL_3:
1588 {
1589 /* Enable the TIM Capture/Compare 3 interrupt */
1590 __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
1591 break;
1592 }
1593
1594 case TIM_CHANNEL_4:
1595 {
1596 /* Enable the TIM Capture/Compare 4 interrupt */
1597 __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
1598 break;
1599 }
1600
1601 default:
1602 status = HAL_ERROR;
1603 break;
1604 }
1605
1606 if (status == HAL_OK)
1607 {
1608 /* Enable the Capture compare channel */
1609 TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
1610
1611 if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1612 {
1613 /* Enable the main output */
1614 __HAL_TIM_MOE_ENABLE(htim);
1615 }
1616
1617 /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
1618 if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
1619 {
1620 tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
1621 if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
1622 {
1623 __HAL_TIM_ENABLE(htim);
1624 }
1625 }
1626 else
1627 {
1628 __HAL_TIM_ENABLE(htim);
1629 }
1630 }
1631
1632 /* Return function status */
1633 return status;
1634 }
1635
1636 /**
1637 * @brief Stops the PWM signal generation in interrupt mode.
1638 * @param htim TIM PWM handle
1639 * @param Channel TIM Channels to be disabled
1640 * This parameter can be one of the following values:
1641 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
1642 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
1643 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
1644 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
1645 * @retval HAL status
1646 */
HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef * htim,uint32_t Channel)1647 HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
1648 {
1649 HAL_StatusTypeDef status = HAL_OK;
1650
1651 /* Check the parameters */
1652 assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1653
1654 switch (Channel)
1655 {
1656 case TIM_CHANNEL_1:
1657 {
1658 /* Disable the TIM Capture/Compare 1 interrupt */
1659 __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
1660 break;
1661 }
1662
1663 case TIM_CHANNEL_2:
1664 {
1665 /* Disable the TIM Capture/Compare 2 interrupt */
1666 __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
1667 break;
1668 }
1669
1670 case TIM_CHANNEL_3:
1671 {
1672 /* Disable the TIM Capture/Compare 3 interrupt */
1673 __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
1674 break;
1675 }
1676
1677 case TIM_CHANNEL_4:
1678 {
1679 /* Disable the TIM Capture/Compare 4 interrupt */
1680 __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
1681 break;
1682 }
1683
1684 default:
1685 status = HAL_ERROR;
1686 break;
1687 }
1688
1689 if (status == HAL_OK)
1690 {
1691 /* Disable the Capture compare channel */
1692 TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
1693
1694 if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1695 {
1696 /* Disable the Main Output */
1697 __HAL_TIM_MOE_DISABLE(htim);
1698 }
1699
1700 /* Disable the Peripheral */
1701 __HAL_TIM_DISABLE(htim);
1702
1703 /* Set the TIM channel state */
1704 TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
1705 }
1706
1707 /* Return function status */
1708 return status;
1709 }
1710
1711 /**
1712 * @brief Starts the TIM PWM signal generation in DMA mode.
1713 * @param htim TIM PWM handle
1714 * @param Channel TIM Channels to be enabled
1715 * This parameter can be one of the following values:
1716 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
1717 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
1718 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
1719 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
1720 * @param pData The source Buffer address.
1721 * @param Length The length of data to be transferred from memory to TIM peripheral
1722 * @retval HAL status
1723 */
HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef * htim,uint32_t Channel,const uint32_t * pData,uint16_t Length)1724 HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
1725 uint16_t Length)
1726 {
1727 HAL_StatusTypeDef status = HAL_OK;
1728 uint32_t tmpsmcr;
1729
1730 /* Check the parameters */
1731 assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1732
1733 /* Set the TIM channel state */
1734 if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
1735 {
1736 return HAL_BUSY;
1737 }
1738 else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
1739 {
1740 if ((pData == NULL) || (Length == 0U))
1741 {
1742 return HAL_ERROR;
1743 }
1744 else
1745 {
1746 TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
1747 }
1748 }
1749 else
1750 {
1751 return HAL_ERROR;
1752 }
1753
1754 switch (Channel)
1755 {
1756 case TIM_CHANNEL_1:
1757 {
1758 /* Set the DMA compare callbacks */
1759 htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
1760 htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
1761
1762 /* Set the DMA error callback */
1763 htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
1764
1765 /* Enable the DMA channel */
1766 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
1767 Length) != HAL_OK)
1768 {
1769 /* Return error status */
1770 return HAL_ERROR;
1771 }
1772
1773 /* Enable the TIM Capture/Compare 1 DMA request */
1774 __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
1775 break;
1776 }
1777
1778 case TIM_CHANNEL_2:
1779 {
1780 /* Set the DMA compare callbacks */
1781 htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
1782 htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
1783
1784 /* Set the DMA error callback */
1785 htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
1786
1787 /* Enable the DMA channel */
1788 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
1789 Length) != HAL_OK)
1790 {
1791 /* Return error status */
1792 return HAL_ERROR;
1793 }
1794 /* Enable the TIM Capture/Compare 2 DMA request */
1795 __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
1796 break;
1797 }
1798
1799 case TIM_CHANNEL_3:
1800 {
1801 /* Set the DMA compare callbacks */
1802 htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
1803 htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
1804
1805 /* Set the DMA error callback */
1806 htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
1807
1808 /* Enable the DMA channel */
1809 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
1810 Length) != HAL_OK)
1811 {
1812 /* Return error status */
1813 return HAL_ERROR;
1814 }
1815 /* Enable the TIM Output Capture/Compare 3 request */
1816 __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
1817 break;
1818 }
1819
1820 case TIM_CHANNEL_4:
1821 {
1822 /* Set the DMA compare callbacks */
1823 htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
1824 htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
1825
1826 /* Set the DMA error callback */
1827 htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
1828
1829 /* Enable the DMA channel */
1830 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
1831 Length) != HAL_OK)
1832 {
1833 /* Return error status */
1834 return HAL_ERROR;
1835 }
1836 /* Enable the TIM Capture/Compare 4 DMA request */
1837 __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
1838 break;
1839 }
1840
1841 default:
1842 status = HAL_ERROR;
1843 break;
1844 }
1845
1846 if (status == HAL_OK)
1847 {
1848 /* Enable the Capture compare channel */
1849 TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
1850
1851 if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1852 {
1853 /* Enable the main output */
1854 __HAL_TIM_MOE_ENABLE(htim);
1855 }
1856
1857 /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
1858 if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
1859 {
1860 tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
1861 if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
1862 {
1863 __HAL_TIM_ENABLE(htim);
1864 }
1865 }
1866 else
1867 {
1868 __HAL_TIM_ENABLE(htim);
1869 }
1870 }
1871
1872 /* Return function status */
1873 return status;
1874 }
1875
1876 /**
1877 * @brief Stops the TIM PWM signal generation in DMA mode.
1878 * @param htim TIM PWM handle
1879 * @param Channel TIM Channels to be disabled
1880 * This parameter can be one of the following values:
1881 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
1882 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
1883 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
1884 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
1885 * @retval HAL status
1886 */
HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef * htim,uint32_t Channel)1887 HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
1888 {
1889 HAL_StatusTypeDef status = HAL_OK;
1890
1891 /* Check the parameters */
1892 assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
1893
1894 switch (Channel)
1895 {
1896 case TIM_CHANNEL_1:
1897 {
1898 /* Disable the TIM Capture/Compare 1 DMA request */
1899 __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
1900 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
1901 break;
1902 }
1903
1904 case TIM_CHANNEL_2:
1905 {
1906 /* Disable the TIM Capture/Compare 2 DMA request */
1907 __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
1908 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
1909 break;
1910 }
1911
1912 case TIM_CHANNEL_3:
1913 {
1914 /* Disable the TIM Capture/Compare 3 DMA request */
1915 __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
1916 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
1917 break;
1918 }
1919
1920 case TIM_CHANNEL_4:
1921 {
1922 /* Disable the TIM Capture/Compare 4 interrupt */
1923 __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
1924 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
1925 break;
1926 }
1927
1928 default:
1929 status = HAL_ERROR;
1930 break;
1931 }
1932
1933 if (status == HAL_OK)
1934 {
1935 /* Disable the Capture compare channel */
1936 TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
1937
1938 if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
1939 {
1940 /* Disable the Main Output */
1941 __HAL_TIM_MOE_DISABLE(htim);
1942 }
1943
1944 /* Disable the Peripheral */
1945 __HAL_TIM_DISABLE(htim);
1946
1947 /* Set the TIM channel state */
1948 TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
1949 }
1950
1951 /* Return function status */
1952 return status;
1953 }
1954
1955 /**
1956 * @}
1957 */
1958
1959 /** @defgroup TIM_Exported_Functions_Group4 TIM Input Capture functions
1960 * @brief TIM Input Capture functions
1961 *
1962 @verbatim
1963 ==============================================================================
1964 ##### TIM Input Capture functions #####
1965 ==============================================================================
1966 [..]
1967 This section provides functions allowing to:
1968 (+) Initialize and configure the TIM Input Capture.
1969 (+) De-initialize the TIM Input Capture.
1970 (+) Start the TIM Input Capture.
1971 (+) Stop the TIM Input Capture.
1972 (+) Start the TIM Input Capture and enable interrupt.
1973 (+) Stop the TIM Input Capture and disable interrupt.
1974 (+) Start the TIM Input Capture and enable DMA transfer.
1975 (+) Stop the TIM Input Capture and disable DMA transfer.
1976
1977 @endverbatim
1978 * @{
1979 */
1980 /**
1981 * @brief Initializes the TIM Input Capture Time base according to the specified
1982 * parameters in the TIM_HandleTypeDef and initializes the associated handle.
1983 * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse)
1984 * requires a timer reset to avoid unexpected direction
1985 * due to DIR bit readonly in center aligned mode.
1986 * Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
1987 * @param htim TIM Input Capture handle
1988 * @retval HAL status
1989 */
HAL_TIM_IC_Init(TIM_HandleTypeDef * htim)1990 HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
1991 {
1992 /* Check the TIM handle allocation */
1993 if (htim == NULL)
1994 {
1995 return HAL_ERROR;
1996 }
1997
1998 /* Check the parameters */
1999 assert_param(IS_TIM_INSTANCE(htim->Instance));
2000 assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
2001 assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
2002 assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
2003 assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
2004
2005 if (htim->State == HAL_TIM_STATE_RESET)
2006 {
2007 /* Allocate lock resource and initialize it */
2008 htim->Lock = HAL_UNLOCKED;
2009
2010 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
2011 /* Reset interrupt callbacks to legacy weak callbacks */
2012 TIM_ResetCallback(htim);
2013
2014 if (htim->IC_MspInitCallback == NULL)
2015 {
2016 htim->IC_MspInitCallback = HAL_TIM_IC_MspInit;
2017 }
2018 /* Init the low level hardware : GPIO, CLOCK, NVIC */
2019 htim->IC_MspInitCallback(htim);
2020 #else
2021 /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
2022 HAL_TIM_IC_MspInit(htim);
2023 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
2024 }
2025
2026 /* Set the TIM state */
2027 htim->State = HAL_TIM_STATE_BUSY;
2028
2029 /* Init the base time for the input capture */
2030 TIM_Base_SetConfig(htim->Instance, &htim->Init);
2031
2032 /* Initialize the DMA burst operation state */
2033 htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
2034
2035 /* Initialize the TIM channels state */
2036 TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
2037 TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
2038
2039 /* Initialize the TIM state*/
2040 htim->State = HAL_TIM_STATE_READY;
2041
2042 return HAL_OK;
2043 }
2044
2045 /**
2046 * @brief DeInitializes the TIM peripheral
2047 * @param htim TIM Input Capture handle
2048 * @retval HAL status
2049 */
HAL_TIM_IC_DeInit(TIM_HandleTypeDef * htim)2050 HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim)
2051 {
2052 /* Check the parameters */
2053 assert_param(IS_TIM_INSTANCE(htim->Instance));
2054
2055 htim->State = HAL_TIM_STATE_BUSY;
2056
2057 /* Disable the TIM Peripheral Clock */
2058 __HAL_TIM_DISABLE(htim);
2059
2060 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
2061 if (htim->IC_MspDeInitCallback == NULL)
2062 {
2063 htim->IC_MspDeInitCallback = HAL_TIM_IC_MspDeInit;
2064 }
2065 /* DeInit the low level hardware */
2066 htim->IC_MspDeInitCallback(htim);
2067 #else
2068 /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
2069 HAL_TIM_IC_MspDeInit(htim);
2070 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
2071
2072 /* Change the DMA burst operation state */
2073 htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
2074
2075 /* Change the TIM channels state */
2076 TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
2077 TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
2078
2079 /* Change TIM state */
2080 htim->State = HAL_TIM_STATE_RESET;
2081
2082 /* Release Lock */
2083 __HAL_UNLOCK(htim);
2084
2085 return HAL_OK;
2086 }
2087
2088 /**
2089 * @brief Initializes the TIM Input Capture MSP.
2090 * @param htim TIM Input Capture handle
2091 * @retval None
2092 */
HAL_TIM_IC_MspInit(TIM_HandleTypeDef * htim)2093 __weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
2094 {
2095 /* Prevent unused argument(s) compilation warning */
2096 UNUSED(htim);
2097
2098 /* NOTE : This function should not be modified, when the callback is needed,
2099 the HAL_TIM_IC_MspInit could be implemented in the user file
2100 */
2101 }
2102
2103 /**
2104 * @brief DeInitializes TIM Input Capture MSP.
2105 * @param htim TIM handle
2106 * @retval None
2107 */
HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef * htim)2108 __weak void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim)
2109 {
2110 /* Prevent unused argument(s) compilation warning */
2111 UNUSED(htim);
2112
2113 /* NOTE : This function should not be modified, when the callback is needed,
2114 the HAL_TIM_IC_MspDeInit could be implemented in the user file
2115 */
2116 }
2117
2118 /**
2119 * @brief Starts the TIM Input Capture measurement.
2120 * @param htim TIM Input Capture handle
2121 * @param Channel TIM Channels to be enabled
2122 * This parameter can be one of the following values:
2123 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
2124 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
2125 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
2126 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
2127 * @retval HAL status
2128 */
HAL_TIM_IC_Start(TIM_HandleTypeDef * htim,uint32_t Channel)2129 HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
2130 {
2131 uint32_t tmpsmcr;
2132 HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
2133 HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
2134
2135 /* Check the parameters */
2136 assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
2137
2138 /* Check the TIM channel state */
2139 if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
2140 || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
2141 {
2142 return HAL_ERROR;
2143 }
2144
2145 /* Set the TIM channel state */
2146 TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
2147 TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
2148
2149 /* Enable the Input Capture channel */
2150 TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
2151
2152 /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
2153 if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
2154 {
2155 tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
2156 if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
2157 {
2158 __HAL_TIM_ENABLE(htim);
2159 }
2160 }
2161 else
2162 {
2163 __HAL_TIM_ENABLE(htim);
2164 }
2165
2166 /* Return function status */
2167 return HAL_OK;
2168 }
2169
2170 /**
2171 * @brief Stops the TIM Input Capture measurement.
2172 * @param htim TIM Input Capture handle
2173 * @param Channel TIM Channels to be disabled
2174 * This parameter can be one of the following values:
2175 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
2176 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
2177 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
2178 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
2179 * @retval HAL status
2180 */
HAL_TIM_IC_Stop(TIM_HandleTypeDef * htim,uint32_t Channel)2181 HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
2182 {
2183 /* Check the parameters */
2184 assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
2185
2186 /* Disable the Input Capture channel */
2187 TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
2188
2189 /* Disable the Peripheral */
2190 __HAL_TIM_DISABLE(htim);
2191
2192 /* Set the TIM channel state */
2193 TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
2194 TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
2195
2196 /* Return function status */
2197 return HAL_OK;
2198 }
2199
2200 /**
2201 * @brief Starts the TIM Input Capture measurement in interrupt mode.
2202 * @param htim TIM Input Capture handle
2203 * @param Channel TIM Channels to be enabled
2204 * This parameter can be one of the following values:
2205 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
2206 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
2207 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
2208 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
2209 * @retval HAL status
2210 */
HAL_TIM_IC_Start_IT(TIM_HandleTypeDef * htim,uint32_t Channel)2211 HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
2212 {
2213 HAL_StatusTypeDef status = HAL_OK;
2214 uint32_t tmpsmcr;
2215
2216 HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
2217 HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
2218
2219 /* Check the parameters */
2220 assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
2221
2222 /* Check the TIM channel state */
2223 if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
2224 || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
2225 {
2226 return HAL_ERROR;
2227 }
2228
2229 /* Set the TIM channel state */
2230 TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
2231 TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
2232
2233 switch (Channel)
2234 {
2235 case TIM_CHANNEL_1:
2236 {
2237 /* Enable the TIM Capture/Compare 1 interrupt */
2238 __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
2239 break;
2240 }
2241
2242 case TIM_CHANNEL_2:
2243 {
2244 /* Enable the TIM Capture/Compare 2 interrupt */
2245 __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
2246 break;
2247 }
2248
2249 case TIM_CHANNEL_3:
2250 {
2251 /* Enable the TIM Capture/Compare 3 interrupt */
2252 __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
2253 break;
2254 }
2255
2256 case TIM_CHANNEL_4:
2257 {
2258 /* Enable the TIM Capture/Compare 4 interrupt */
2259 __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
2260 break;
2261 }
2262
2263 default:
2264 status = HAL_ERROR;
2265 break;
2266 }
2267
2268 if (status == HAL_OK)
2269 {
2270 /* Enable the Input Capture channel */
2271 TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
2272
2273 /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
2274 if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
2275 {
2276 tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
2277 if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
2278 {
2279 __HAL_TIM_ENABLE(htim);
2280 }
2281 }
2282 else
2283 {
2284 __HAL_TIM_ENABLE(htim);
2285 }
2286 }
2287
2288 /* Return function status */
2289 return status;
2290 }
2291
2292 /**
2293 * @brief Stops the TIM Input Capture measurement in interrupt mode.
2294 * @param htim TIM Input Capture handle
2295 * @param Channel TIM Channels to be disabled
2296 * This parameter can be one of the following values:
2297 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
2298 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
2299 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
2300 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
2301 * @retval HAL status
2302 */
HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef * htim,uint32_t Channel)2303 HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
2304 {
2305 HAL_StatusTypeDef status = HAL_OK;
2306
2307 /* Check the parameters */
2308 assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
2309
2310 switch (Channel)
2311 {
2312 case TIM_CHANNEL_1:
2313 {
2314 /* Disable the TIM Capture/Compare 1 interrupt */
2315 __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
2316 break;
2317 }
2318
2319 case TIM_CHANNEL_2:
2320 {
2321 /* Disable the TIM Capture/Compare 2 interrupt */
2322 __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
2323 break;
2324 }
2325
2326 case TIM_CHANNEL_3:
2327 {
2328 /* Disable the TIM Capture/Compare 3 interrupt */
2329 __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
2330 break;
2331 }
2332
2333 case TIM_CHANNEL_4:
2334 {
2335 /* Disable the TIM Capture/Compare 4 interrupt */
2336 __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
2337 break;
2338 }
2339
2340 default:
2341 status = HAL_ERROR;
2342 break;
2343 }
2344
2345 if (status == HAL_OK)
2346 {
2347 /* Disable the Input Capture channel */
2348 TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
2349
2350 /* Disable the Peripheral */
2351 __HAL_TIM_DISABLE(htim);
2352
2353 /* Set the TIM channel state */
2354 TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
2355 TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
2356 }
2357
2358 /* Return function status */
2359 return status;
2360 }
2361
2362 /**
2363 * @brief Starts the TIM Input Capture measurement in DMA mode.
2364 * @param htim TIM Input Capture handle
2365 * @param Channel TIM Channels to be enabled
2366 * This parameter can be one of the following values:
2367 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
2368 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
2369 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
2370 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
2371 * @param pData The destination Buffer address.
2372 * @param Length The length of data to be transferred from TIM peripheral to memory.
2373 * @retval HAL status
2374 */
HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef * htim,uint32_t Channel,uint32_t * pData,uint16_t Length)2375 HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
2376 {
2377 HAL_StatusTypeDef status = HAL_OK;
2378 uint32_t tmpsmcr;
2379
2380 HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
2381 HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
2382
2383 /* Check the parameters */
2384 assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
2385 assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
2386
2387 /* Set the TIM channel state */
2388 if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
2389 || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
2390 {
2391 return HAL_BUSY;
2392 }
2393 else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
2394 && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
2395 {
2396 if ((pData == NULL) || (Length == 0U))
2397 {
2398 return HAL_ERROR;
2399 }
2400 else
2401 {
2402 TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
2403 TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
2404 }
2405 }
2406 else
2407 {
2408 return HAL_ERROR;
2409 }
2410
2411 /* Enable the Input Capture channel */
2412 TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
2413
2414 switch (Channel)
2415 {
2416 case TIM_CHANNEL_1:
2417 {
2418 /* Set the DMA capture callbacks */
2419 htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
2420 htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
2421
2422 /* Set the DMA error callback */
2423 htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
2424
2425 /* Enable the DMA channel */
2426 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
2427 Length) != HAL_OK)
2428 {
2429 /* Return error status */
2430 return HAL_ERROR;
2431 }
2432 /* Enable the TIM Capture/Compare 1 DMA request */
2433 __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
2434 break;
2435 }
2436
2437 case TIM_CHANNEL_2:
2438 {
2439 /* Set the DMA capture callbacks */
2440 htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
2441 htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
2442
2443 /* Set the DMA error callback */
2444 htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
2445
2446 /* Enable the DMA channel */
2447 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
2448 Length) != HAL_OK)
2449 {
2450 /* Return error status */
2451 return HAL_ERROR;
2452 }
2453 /* Enable the TIM Capture/Compare 2 DMA request */
2454 __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
2455 break;
2456 }
2457
2458 case TIM_CHANNEL_3:
2459 {
2460 /* Set the DMA capture callbacks */
2461 htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
2462 htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
2463
2464 /* Set the DMA error callback */
2465 htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
2466
2467 /* Enable the DMA channel */
2468 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
2469 Length) != HAL_OK)
2470 {
2471 /* Return error status */
2472 return HAL_ERROR;
2473 }
2474 /* Enable the TIM Capture/Compare 3 DMA request */
2475 __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
2476 break;
2477 }
2478
2479 case TIM_CHANNEL_4:
2480 {
2481 /* Set the DMA capture callbacks */
2482 htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
2483 htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
2484
2485 /* Set the DMA error callback */
2486 htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
2487
2488 /* Enable the DMA channel */
2489 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
2490 Length) != HAL_OK)
2491 {
2492 /* Return error status */
2493 return HAL_ERROR;
2494 }
2495 /* Enable the TIM Capture/Compare 4 DMA request */
2496 __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
2497 break;
2498 }
2499
2500 default:
2501 status = HAL_ERROR;
2502 break;
2503 }
2504
2505 /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
2506 if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
2507 {
2508 tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
2509 if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
2510 {
2511 __HAL_TIM_ENABLE(htim);
2512 }
2513 }
2514 else
2515 {
2516 __HAL_TIM_ENABLE(htim);
2517 }
2518
2519 /* Return function status */
2520 return status;
2521 }
2522
2523 /**
2524 * @brief Stops the TIM Input Capture measurement in DMA mode.
2525 * @param htim TIM Input Capture handle
2526 * @param Channel TIM Channels to be disabled
2527 * This parameter can be one of the following values:
2528 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
2529 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
2530 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
2531 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
2532 * @retval HAL status
2533 */
HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef * htim,uint32_t Channel)2534 HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
2535 {
2536 HAL_StatusTypeDef status = HAL_OK;
2537
2538 /* Check the parameters */
2539 assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
2540 assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
2541
2542 /* Disable the Input Capture channel */
2543 TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
2544
2545 switch (Channel)
2546 {
2547 case TIM_CHANNEL_1:
2548 {
2549 /* Disable the TIM Capture/Compare 1 DMA request */
2550 __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
2551 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
2552 break;
2553 }
2554
2555 case TIM_CHANNEL_2:
2556 {
2557 /* Disable the TIM Capture/Compare 2 DMA request */
2558 __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
2559 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
2560 break;
2561 }
2562
2563 case TIM_CHANNEL_3:
2564 {
2565 /* Disable the TIM Capture/Compare 3 DMA request */
2566 __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
2567 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
2568 break;
2569 }
2570
2571 case TIM_CHANNEL_4:
2572 {
2573 /* Disable the TIM Capture/Compare 4 DMA request */
2574 __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
2575 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
2576 break;
2577 }
2578
2579 default:
2580 status = HAL_ERROR;
2581 break;
2582 }
2583
2584 if (status == HAL_OK)
2585 {
2586 /* Disable the Peripheral */
2587 __HAL_TIM_DISABLE(htim);
2588
2589 /* Set the TIM channel state */
2590 TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
2591 TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
2592 }
2593
2594 /* Return function status */
2595 return status;
2596 }
2597 /**
2598 * @}
2599 */
2600
2601 /** @defgroup TIM_Exported_Functions_Group5 TIM One Pulse functions
2602 * @brief TIM One Pulse functions
2603 *
2604 @verbatim
2605 ==============================================================================
2606 ##### TIM One Pulse functions #####
2607 ==============================================================================
2608 [..]
2609 This section provides functions allowing to:
2610 (+) Initialize and configure the TIM One Pulse.
2611 (+) De-initialize the TIM One Pulse.
2612 (+) Start the TIM One Pulse.
2613 (+) Stop the TIM One Pulse.
2614 (+) Start the TIM One Pulse and enable interrupt.
2615 (+) Stop the TIM One Pulse and disable interrupt.
2616 (+) Start the TIM One Pulse and enable DMA transfer.
2617 (+) Stop the TIM One Pulse and disable DMA transfer.
2618
2619 @endverbatim
2620 * @{
2621 */
2622 /**
2623 * @brief Initializes the TIM One Pulse Time Base according to the specified
2624 * parameters in the TIM_HandleTypeDef and initializes the associated handle.
2625 * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse)
2626 * requires a timer reset to avoid unexpected direction
2627 * due to DIR bit readonly in center aligned mode.
2628 * Ex: call @ref HAL_TIM_OnePulse_DeInit() before HAL_TIM_OnePulse_Init()
2629 * @note When the timer instance is initialized in One Pulse mode, timer
2630 * channels 1 and channel 2 are reserved and cannot be used for other
2631 * purpose.
2632 * @param htim TIM One Pulse handle
2633 * @param OnePulseMode Select the One pulse mode.
2634 * This parameter can be one of the following values:
2635 * @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
2636 * @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
2637 * @retval HAL status
2638 */
HAL_TIM_OnePulse_Init(TIM_HandleTypeDef * htim,uint32_t OnePulseMode)2639 HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
2640 {
2641 /* Check the TIM handle allocation */
2642 if (htim == NULL)
2643 {
2644 return HAL_ERROR;
2645 }
2646
2647 /* Check the parameters */
2648 assert_param(IS_TIM_INSTANCE(htim->Instance));
2649 assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
2650 assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
2651 assert_param(IS_TIM_OPM_MODE(OnePulseMode));
2652 assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
2653 assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
2654
2655 if (htim->State == HAL_TIM_STATE_RESET)
2656 {
2657 /* Allocate lock resource and initialize it */
2658 htim->Lock = HAL_UNLOCKED;
2659
2660 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
2661 /* Reset interrupt callbacks to legacy weak callbacks */
2662 TIM_ResetCallback(htim);
2663
2664 if (htim->OnePulse_MspInitCallback == NULL)
2665 {
2666 htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
2667 }
2668 /* Init the low level hardware : GPIO, CLOCK, NVIC */
2669 htim->OnePulse_MspInitCallback(htim);
2670 #else
2671 /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
2672 HAL_TIM_OnePulse_MspInit(htim);
2673 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
2674 }
2675
2676 /* Set the TIM state */
2677 htim->State = HAL_TIM_STATE_BUSY;
2678
2679 /* Configure the Time base in the One Pulse Mode */
2680 TIM_Base_SetConfig(htim->Instance, &htim->Init);
2681
2682 /* Reset the OPM Bit */
2683 htim->Instance->CR1 &= ~TIM_CR1_OPM;
2684
2685 /* Configure the OPM Mode */
2686 htim->Instance->CR1 |= OnePulseMode;
2687
2688 /* Initialize the DMA burst operation state */
2689 htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
2690
2691 /* Initialize the TIM channels state */
2692 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
2693 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
2694 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
2695 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
2696
2697 /* Initialize the TIM state*/
2698 htim->State = HAL_TIM_STATE_READY;
2699
2700 return HAL_OK;
2701 }
2702
2703 /**
2704 * @brief DeInitializes the TIM One Pulse
2705 * @param htim TIM One Pulse handle
2706 * @retval HAL status
2707 */
HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef * htim)2708 HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim)
2709 {
2710 /* Check the parameters */
2711 assert_param(IS_TIM_INSTANCE(htim->Instance));
2712
2713 htim->State = HAL_TIM_STATE_BUSY;
2714
2715 /* Disable the TIM Peripheral Clock */
2716 __HAL_TIM_DISABLE(htim);
2717
2718 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
2719 if (htim->OnePulse_MspDeInitCallback == NULL)
2720 {
2721 htim->OnePulse_MspDeInitCallback = HAL_TIM_OnePulse_MspDeInit;
2722 }
2723 /* DeInit the low level hardware */
2724 htim->OnePulse_MspDeInitCallback(htim);
2725 #else
2726 /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
2727 HAL_TIM_OnePulse_MspDeInit(htim);
2728 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
2729
2730 /* Change the DMA burst operation state */
2731 htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
2732
2733 /* Set the TIM channel state */
2734 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
2735 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
2736 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
2737 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
2738
2739 /* Change TIM state */
2740 htim->State = HAL_TIM_STATE_RESET;
2741
2742 /* Release Lock */
2743 __HAL_UNLOCK(htim);
2744
2745 return HAL_OK;
2746 }
2747
2748 /**
2749 * @brief Initializes the TIM One Pulse MSP.
2750 * @param htim TIM One Pulse handle
2751 * @retval None
2752 */
HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef * htim)2753 __weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
2754 {
2755 /* Prevent unused argument(s) compilation warning */
2756 UNUSED(htim);
2757
2758 /* NOTE : This function should not be modified, when the callback is needed,
2759 the HAL_TIM_OnePulse_MspInit could be implemented in the user file
2760 */
2761 }
2762
2763 /**
2764 * @brief DeInitializes TIM One Pulse MSP.
2765 * @param htim TIM One Pulse handle
2766 * @retval None
2767 */
HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef * htim)2768 __weak void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim)
2769 {
2770 /* Prevent unused argument(s) compilation warning */
2771 UNUSED(htim);
2772
2773 /* NOTE : This function should not be modified, when the callback is needed,
2774 the HAL_TIM_OnePulse_MspDeInit could be implemented in the user file
2775 */
2776 }
2777
2778 /**
2779 * @brief Starts the TIM One Pulse signal generation.
2780 * @note Though OutputChannel parameter is deprecated and ignored by the function
2781 * it has been kept to avoid HAL_TIM API compatibility break.
2782 * @note The pulse output channel is determined when calling
2783 * @ref HAL_TIM_OnePulse_ConfigChannel().
2784 * @param htim TIM One Pulse handle
2785 * @param OutputChannel See note above
2786 * @retval HAL status
2787 */
HAL_TIM_OnePulse_Start(TIM_HandleTypeDef * htim,uint32_t OutputChannel)2788 HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
2789 {
2790 HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
2791 HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
2792 HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
2793 HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
2794
2795 /* Prevent unused argument(s) compilation warning */
2796 UNUSED(OutputChannel);
2797
2798 /* Check the TIM channels state */
2799 if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
2800 || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
2801 || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
2802 || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
2803 {
2804 return HAL_ERROR;
2805 }
2806
2807 /* Set the TIM channels state */
2808 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
2809 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
2810 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
2811 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
2812
2813 /* Enable the Capture compare and the Input Capture channels
2814 (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
2815 if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
2816 if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
2817 whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together
2818
2819 No need to enable the counter, it's enabled automatically by hardware
2820 (the counter starts in response to a stimulus and generate a pulse */
2821
2822 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
2823 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
2824
2825 if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
2826 {
2827 /* Enable the main output */
2828 __HAL_TIM_MOE_ENABLE(htim);
2829 }
2830
2831 /* Return function status */
2832 return HAL_OK;
2833 }
2834
2835 /**
2836 * @brief Stops the TIM One Pulse signal generation.
2837 * @note Though OutputChannel parameter is deprecated and ignored by the function
2838 * it has been kept to avoid HAL_TIM API compatibility break.
2839 * @note The pulse output channel is determined when calling
2840 * @ref HAL_TIM_OnePulse_ConfigChannel().
2841 * @param htim TIM One Pulse handle
2842 * @param OutputChannel See note above
2843 * @retval HAL status
2844 */
HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef * htim,uint32_t OutputChannel)2845 HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
2846 {
2847 /* Prevent unused argument(s) compilation warning */
2848 UNUSED(OutputChannel);
2849
2850 /* Disable the Capture compare and the Input Capture channels
2851 (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
2852 if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
2853 if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
2854 whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */
2855
2856 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
2857 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
2858
2859 if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
2860 {
2861 /* Disable the Main Output */
2862 __HAL_TIM_MOE_DISABLE(htim);
2863 }
2864
2865 /* Disable the Peripheral */
2866 __HAL_TIM_DISABLE(htim);
2867
2868 /* Set the TIM channels state */
2869 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
2870 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
2871 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
2872 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
2873
2874 /* Return function status */
2875 return HAL_OK;
2876 }
2877
2878 /**
2879 * @brief Starts the TIM One Pulse signal generation in interrupt mode.
2880 * @note Though OutputChannel parameter is deprecated and ignored by the function
2881 * it has been kept to avoid HAL_TIM API compatibility break.
2882 * @note The pulse output channel is determined when calling
2883 * @ref HAL_TIM_OnePulse_ConfigChannel().
2884 * @param htim TIM One Pulse handle
2885 * @param OutputChannel See note above
2886 * @retval HAL status
2887 */
HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef * htim,uint32_t OutputChannel)2888 HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
2889 {
2890 HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
2891 HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
2892 HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
2893 HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
2894
2895 /* Prevent unused argument(s) compilation warning */
2896 UNUSED(OutputChannel);
2897
2898 /* Check the TIM channels state */
2899 if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
2900 || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
2901 || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
2902 || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
2903 {
2904 return HAL_ERROR;
2905 }
2906
2907 /* Set the TIM channels state */
2908 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
2909 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
2910 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
2911 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
2912
2913 /* Enable the Capture compare and the Input Capture channels
2914 (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
2915 if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
2916 if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
2917 whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together
2918
2919 No need to enable the counter, it's enabled automatically by hardware
2920 (the counter starts in response to a stimulus and generate a pulse */
2921
2922 /* Enable the TIM Capture/Compare 1 interrupt */
2923 __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
2924
2925 /* Enable the TIM Capture/Compare 2 interrupt */
2926 __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
2927
2928 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
2929 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
2930
2931 if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
2932 {
2933 /* Enable the main output */
2934 __HAL_TIM_MOE_ENABLE(htim);
2935 }
2936
2937 /* Return function status */
2938 return HAL_OK;
2939 }
2940
2941 /**
2942 * @brief Stops the TIM One Pulse signal generation in interrupt mode.
2943 * @note Though OutputChannel parameter is deprecated and ignored by the function
2944 * it has been kept to avoid HAL_TIM API compatibility break.
2945 * @note The pulse output channel is determined when calling
2946 * @ref HAL_TIM_OnePulse_ConfigChannel().
2947 * @param htim TIM One Pulse handle
2948 * @param OutputChannel See note above
2949 * @retval HAL status
2950 */
HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef * htim,uint32_t OutputChannel)2951 HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
2952 {
2953 /* Prevent unused argument(s) compilation warning */
2954 UNUSED(OutputChannel);
2955
2956 /* Disable the TIM Capture/Compare 1 interrupt */
2957 __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
2958
2959 /* Disable the TIM Capture/Compare 2 interrupt */
2960 __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
2961
2962 /* Disable the Capture compare and the Input Capture channels
2963 (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
2964 if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
2965 if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
2966 whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */
2967 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
2968 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
2969
2970 if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
2971 {
2972 /* Disable the Main Output */
2973 __HAL_TIM_MOE_DISABLE(htim);
2974 }
2975
2976 /* Disable the Peripheral */
2977 __HAL_TIM_DISABLE(htim);
2978
2979 /* Set the TIM channels state */
2980 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
2981 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
2982 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
2983 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
2984
2985 /* Return function status */
2986 return HAL_OK;
2987 }
2988
2989 /**
2990 * @}
2991 */
2992
2993 /** @defgroup TIM_Exported_Functions_Group6 TIM Encoder functions
2994 * @brief TIM Encoder functions
2995 *
2996 @verbatim
2997 ==============================================================================
2998 ##### TIM Encoder functions #####
2999 ==============================================================================
3000 [..]
3001 This section provides functions allowing to:
3002 (+) Initialize and configure the TIM Encoder.
3003 (+) De-initialize the TIM Encoder.
3004 (+) Start the TIM Encoder.
3005 (+) Stop the TIM Encoder.
3006 (+) Start the TIM Encoder and enable interrupt.
3007 (+) Stop the TIM Encoder and disable interrupt.
3008 (+) Start the TIM Encoder and enable DMA transfer.
3009 (+) Stop the TIM Encoder and disable DMA transfer.
3010
3011 @endverbatim
3012 * @{
3013 */
3014 /**
3015 * @brief Initializes the TIM Encoder Interface and initialize the associated handle.
3016 * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse)
3017 * requires a timer reset to avoid unexpected direction
3018 * due to DIR bit readonly in center aligned mode.
3019 * Ex: call @ref HAL_TIM_Encoder_DeInit() before HAL_TIM_Encoder_Init()
3020 * @note Encoder mode and External clock mode 2 are not compatible and must not be selected together
3021 * Ex: A call for @ref HAL_TIM_Encoder_Init will erase the settings of @ref HAL_TIM_ConfigClockSource
3022 * using TIM_CLOCKSOURCE_ETRMODE2 and vice versa
3023 * @note When the timer instance is initialized in Encoder mode, timer
3024 * channels 1 and channel 2 are reserved and cannot be used for other
3025 * purpose.
3026 * @param htim TIM Encoder Interface handle
3027 * @param sConfig TIM Encoder Interface configuration structure
3028 * @retval HAL status
3029 */
HAL_TIM_Encoder_Init(TIM_HandleTypeDef * htim,TIM_Encoder_InitTypeDef * sConfig)3030 HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, TIM_Encoder_InitTypeDef *sConfig)
3031 {
3032 uint32_t tmpsmcr;
3033 uint32_t tmpccmr1;
3034 uint32_t tmpccer;
3035
3036 /* Check the TIM handle allocation */
3037 if (htim == NULL)
3038 {
3039 return HAL_ERROR;
3040 }
3041
3042 /* Check the parameters */
3043 assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
3044 assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
3045 assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
3046 assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
3047 assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
3048 assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
3049 assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
3050 assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
3051 assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
3052 assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
3053 assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
3054 assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
3055 assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
3056 assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
3057
3058 if (htim->State == HAL_TIM_STATE_RESET)
3059 {
3060 /* Allocate lock resource and initialize it */
3061 htim->Lock = HAL_UNLOCKED;
3062
3063 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3064 /* Reset interrupt callbacks to legacy weak callbacks */
3065 TIM_ResetCallback(htim);
3066
3067 if (htim->Encoder_MspInitCallback == NULL)
3068 {
3069 htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
3070 }
3071 /* Init the low level hardware : GPIO, CLOCK, NVIC */
3072 htim->Encoder_MspInitCallback(htim);
3073 #else
3074 /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
3075 HAL_TIM_Encoder_MspInit(htim);
3076 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3077 }
3078
3079 /* Set the TIM state */
3080 htim->State = HAL_TIM_STATE_BUSY;
3081
3082 /* Reset the SMS and ECE bits */
3083 htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
3084
3085 /* Configure the Time base in the Encoder Mode */
3086 TIM_Base_SetConfig(htim->Instance, &htim->Init);
3087
3088 /* Get the TIMx SMCR register value */
3089 tmpsmcr = htim->Instance->SMCR;
3090
3091 /* Get the TIMx CCMR1 register value */
3092 tmpccmr1 = htim->Instance->CCMR1;
3093
3094 /* Get the TIMx CCER register value */
3095 tmpccer = htim->Instance->CCER;
3096
3097 /* Set the encoder Mode */
3098 tmpsmcr |= sConfig->EncoderMode;
3099
3100 /* Select the Capture Compare 1 and the Capture Compare 2 as input */
3101 tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
3102 tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
3103
3104 /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
3105 tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
3106 tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
3107 tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
3108 tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
3109
3110 /* Set the TI1 and the TI2 Polarities */
3111 tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
3112 tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
3113 tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
3114
3115 /* Write to TIMx SMCR */
3116 htim->Instance->SMCR = tmpsmcr;
3117
3118 /* Write to TIMx CCMR1 */
3119 htim->Instance->CCMR1 = tmpccmr1;
3120
3121 /* Write to TIMx CCER */
3122 htim->Instance->CCER = tmpccer;
3123
3124 /* Initialize the DMA burst operation state */
3125 htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
3126
3127 /* Set the TIM channels state */
3128 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
3129 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
3130 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
3131 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
3132
3133 /* Initialize the TIM state*/
3134 htim->State = HAL_TIM_STATE_READY;
3135
3136 return HAL_OK;
3137 }
3138
3139
3140 /**
3141 * @brief DeInitializes the TIM Encoder interface
3142 * @param htim TIM Encoder Interface handle
3143 * @retval HAL status
3144 */
HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef * htim)3145 HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim)
3146 {
3147 /* Check the parameters */
3148 assert_param(IS_TIM_INSTANCE(htim->Instance));
3149
3150 htim->State = HAL_TIM_STATE_BUSY;
3151
3152 /* Disable the TIM Peripheral Clock */
3153 __HAL_TIM_DISABLE(htim);
3154
3155 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3156 if (htim->Encoder_MspDeInitCallback == NULL)
3157 {
3158 htim->Encoder_MspDeInitCallback = HAL_TIM_Encoder_MspDeInit;
3159 }
3160 /* DeInit the low level hardware */
3161 htim->Encoder_MspDeInitCallback(htim);
3162 #else
3163 /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
3164 HAL_TIM_Encoder_MspDeInit(htim);
3165 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3166
3167 /* Change the DMA burst operation state */
3168 htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
3169
3170 /* Set the TIM channels state */
3171 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
3172 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
3173 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
3174 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
3175
3176 /* Change TIM state */
3177 htim->State = HAL_TIM_STATE_RESET;
3178
3179 /* Release Lock */
3180 __HAL_UNLOCK(htim);
3181
3182 return HAL_OK;
3183 }
3184
3185 /**
3186 * @brief Initializes the TIM Encoder Interface MSP.
3187 * @param htim TIM Encoder Interface handle
3188 * @retval None
3189 */
HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef * htim)3190 __weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim)
3191 {
3192 /* Prevent unused argument(s) compilation warning */
3193 UNUSED(htim);
3194
3195 /* NOTE : This function should not be modified, when the callback is needed,
3196 the HAL_TIM_Encoder_MspInit could be implemented in the user file
3197 */
3198 }
3199
3200 /**
3201 * @brief DeInitializes TIM Encoder Interface MSP.
3202 * @param htim TIM Encoder Interface handle
3203 * @retval None
3204 */
HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef * htim)3205 __weak void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim)
3206 {
3207 /* Prevent unused argument(s) compilation warning */
3208 UNUSED(htim);
3209
3210 /* NOTE : This function should not be modified, when the callback is needed,
3211 the HAL_TIM_Encoder_MspDeInit could be implemented in the user file
3212 */
3213 }
3214
3215 /**
3216 * @brief Starts the TIM Encoder Interface.
3217 * @param htim TIM Encoder Interface handle
3218 * @param Channel TIM Channels to be enabled
3219 * This parameter can be one of the following values:
3220 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
3221 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
3222 * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
3223 * @retval HAL status
3224 */
HAL_TIM_Encoder_Start(TIM_HandleTypeDef * htim,uint32_t Channel)3225 HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
3226 {
3227 HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
3228 HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
3229 HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
3230 HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
3231
3232 /* Check the parameters */
3233 assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
3234
3235 /* Set the TIM channel(s) state */
3236 if (Channel == TIM_CHANNEL_1)
3237 {
3238 if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
3239 || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
3240 {
3241 return HAL_ERROR;
3242 }
3243 else
3244 {
3245 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
3246 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
3247 }
3248 }
3249 else if (Channel == TIM_CHANNEL_2)
3250 {
3251 if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
3252 || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
3253 {
3254 return HAL_ERROR;
3255 }
3256 else
3257 {
3258 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
3259 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
3260 }
3261 }
3262 else
3263 {
3264 if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
3265 || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
3266 || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
3267 || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
3268 {
3269 return HAL_ERROR;
3270 }
3271 else
3272 {
3273 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
3274 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
3275 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
3276 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
3277 }
3278 }
3279
3280 /* Enable the encoder interface channels */
3281 switch (Channel)
3282 {
3283 case TIM_CHANNEL_1:
3284 {
3285 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
3286 break;
3287 }
3288
3289 case TIM_CHANNEL_2:
3290 {
3291 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
3292 break;
3293 }
3294
3295 default :
3296 {
3297 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
3298 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
3299 break;
3300 }
3301 }
3302 /* Enable the Peripheral */
3303 __HAL_TIM_ENABLE(htim);
3304
3305 /* Return function status */
3306 return HAL_OK;
3307 }
3308
3309 /**
3310 * @brief Stops the TIM Encoder Interface.
3311 * @param htim TIM Encoder Interface handle
3312 * @param Channel TIM Channels to be disabled
3313 * This parameter can be one of the following values:
3314 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
3315 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
3316 * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
3317 * @retval HAL status
3318 */
HAL_TIM_Encoder_Stop(TIM_HandleTypeDef * htim,uint32_t Channel)3319 HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
3320 {
3321 /* Check the parameters */
3322 assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
3323
3324 /* Disable the Input Capture channels 1 and 2
3325 (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
3326 switch (Channel)
3327 {
3328 case TIM_CHANNEL_1:
3329 {
3330 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
3331 break;
3332 }
3333
3334 case TIM_CHANNEL_2:
3335 {
3336 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
3337 break;
3338 }
3339
3340 default :
3341 {
3342 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
3343 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
3344 break;
3345 }
3346 }
3347
3348 /* Disable the Peripheral */
3349 __HAL_TIM_DISABLE(htim);
3350
3351 /* Set the TIM channel(s) state */
3352 if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
3353 {
3354 TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
3355 TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
3356 }
3357 else
3358 {
3359 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
3360 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
3361 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
3362 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
3363 }
3364
3365 /* Return function status */
3366 return HAL_OK;
3367 }
3368
3369 /**
3370 * @brief Starts the TIM Encoder Interface in interrupt mode.
3371 * @param htim TIM Encoder Interface handle
3372 * @param Channel TIM Channels to be enabled
3373 * This parameter can be one of the following values:
3374 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
3375 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
3376 * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
3377 * @retval HAL status
3378 */
HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef * htim,uint32_t Channel)3379 HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
3380 {
3381 HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
3382 HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
3383 HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
3384 HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
3385
3386 /* Check the parameters */
3387 assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
3388
3389 /* Set the TIM channel(s) state */
3390 if (Channel == TIM_CHANNEL_1)
3391 {
3392 if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
3393 || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
3394 {
3395 return HAL_ERROR;
3396 }
3397 else
3398 {
3399 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
3400 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
3401 }
3402 }
3403 else if (Channel == TIM_CHANNEL_2)
3404 {
3405 if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
3406 || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
3407 {
3408 return HAL_ERROR;
3409 }
3410 else
3411 {
3412 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
3413 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
3414 }
3415 }
3416 else
3417 {
3418 if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
3419 || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
3420 || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
3421 || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
3422 {
3423 return HAL_ERROR;
3424 }
3425 else
3426 {
3427 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
3428 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
3429 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
3430 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
3431 }
3432 }
3433
3434 /* Enable the encoder interface channels */
3435 /* Enable the capture compare Interrupts 1 and/or 2 */
3436 switch (Channel)
3437 {
3438 case TIM_CHANNEL_1:
3439 {
3440 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
3441 __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
3442 break;
3443 }
3444
3445 case TIM_CHANNEL_2:
3446 {
3447 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
3448 __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
3449 break;
3450 }
3451
3452 default :
3453 {
3454 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
3455 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
3456 __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
3457 __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
3458 break;
3459 }
3460 }
3461
3462 /* Enable the Peripheral */
3463 __HAL_TIM_ENABLE(htim);
3464
3465 /* Return function status */
3466 return HAL_OK;
3467 }
3468
3469 /**
3470 * @brief Stops the TIM Encoder Interface in interrupt mode.
3471 * @param htim TIM Encoder Interface handle
3472 * @param Channel TIM Channels to be disabled
3473 * This parameter can be one of the following values:
3474 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
3475 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
3476 * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
3477 * @retval HAL status
3478 */
HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef * htim,uint32_t Channel)3479 HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
3480 {
3481 /* Check the parameters */
3482 assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
3483
3484 /* Disable the Input Capture channels 1 and 2
3485 (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
3486 if (Channel == TIM_CHANNEL_1)
3487 {
3488 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
3489
3490 /* Disable the capture compare Interrupts 1 */
3491 __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
3492 }
3493 else if (Channel == TIM_CHANNEL_2)
3494 {
3495 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
3496
3497 /* Disable the capture compare Interrupts 2 */
3498 __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
3499 }
3500 else
3501 {
3502 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
3503 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
3504
3505 /* Disable the capture compare Interrupts 1 and 2 */
3506 __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
3507 __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
3508 }
3509
3510 /* Disable the Peripheral */
3511 __HAL_TIM_DISABLE(htim);
3512
3513 /* Set the TIM channel(s) state */
3514 if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
3515 {
3516 TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
3517 TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
3518 }
3519 else
3520 {
3521 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
3522 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
3523 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
3524 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
3525 }
3526
3527 /* Return function status */
3528 return HAL_OK;
3529 }
3530
3531 /**
3532 * @brief Starts the TIM Encoder Interface in DMA mode.
3533 * @param htim TIM Encoder Interface handle
3534 * @param Channel TIM Channels to be enabled
3535 * This parameter can be one of the following values:
3536 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
3537 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
3538 * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
3539 * @param pData1 The destination Buffer address for IC1.
3540 * @param pData2 The destination Buffer address for IC2.
3541 * @param Length The length of data to be transferred from TIM peripheral to memory.
3542 * @retval HAL status
3543 */
HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef * htim,uint32_t Channel,uint32_t * pData1,uint32_t * pData2,uint16_t Length)3544 HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1,
3545 uint32_t *pData2, uint16_t Length)
3546 {
3547 HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
3548 HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
3549 HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
3550 HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
3551
3552 /* Check the parameters */
3553 assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
3554
3555 /* Set the TIM channel(s) state */
3556 if (Channel == TIM_CHANNEL_1)
3557 {
3558 if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
3559 || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY))
3560 {
3561 return HAL_BUSY;
3562 }
3563 else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
3564 && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY))
3565 {
3566 if ((pData1 == NULL) || (Length == 0U))
3567 {
3568 return HAL_ERROR;
3569 }
3570 else
3571 {
3572 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
3573 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
3574 }
3575 }
3576 else
3577 {
3578 return HAL_ERROR;
3579 }
3580 }
3581 else if (Channel == TIM_CHANNEL_2)
3582 {
3583 if ((channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)
3584 || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY))
3585 {
3586 return HAL_BUSY;
3587 }
3588 else if ((channel_2_state == HAL_TIM_CHANNEL_STATE_READY)
3589 && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY))
3590 {
3591 if ((pData2 == NULL) || (Length == 0U))
3592 {
3593 return HAL_ERROR;
3594 }
3595 else
3596 {
3597 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
3598 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
3599 }
3600 }
3601 else
3602 {
3603 return HAL_ERROR;
3604 }
3605 }
3606 else
3607 {
3608 if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
3609 || (channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)
3610 || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
3611 || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY))
3612 {
3613 return HAL_BUSY;
3614 }
3615 else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
3616 && (channel_2_state == HAL_TIM_CHANNEL_STATE_READY)
3617 && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
3618 && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY))
3619 {
3620 if ((((pData1 == NULL) || (pData2 == NULL))) || (Length == 0U))
3621 {
3622 return HAL_ERROR;
3623 }
3624 else
3625 {
3626 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
3627 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
3628 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
3629 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
3630 }
3631 }
3632 else
3633 {
3634 return HAL_ERROR;
3635 }
3636 }
3637
3638 switch (Channel)
3639 {
3640 case TIM_CHANNEL_1:
3641 {
3642 /* Set the DMA capture callbacks */
3643 htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
3644 htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
3645
3646 /* Set the DMA error callback */
3647 htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
3648
3649 /* Enable the DMA channel */
3650 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1,
3651 Length) != HAL_OK)
3652 {
3653 /* Return error status */
3654 return HAL_ERROR;
3655 }
3656 /* Enable the TIM Input Capture DMA request */
3657 __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
3658
3659 /* Enable the Capture compare channel */
3660 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
3661
3662 /* Enable the Peripheral */
3663 __HAL_TIM_ENABLE(htim);
3664
3665 break;
3666 }
3667
3668 case TIM_CHANNEL_2:
3669 {
3670 /* Set the DMA capture callbacks */
3671 htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
3672 htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
3673
3674 /* Set the DMA error callback */
3675 htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError;
3676 /* Enable the DMA channel */
3677 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2,
3678 Length) != HAL_OK)
3679 {
3680 /* Return error status */
3681 return HAL_ERROR;
3682 }
3683 /* Enable the TIM Input Capture DMA request */
3684 __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
3685
3686 /* Enable the Capture compare channel */
3687 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
3688
3689 /* Enable the Peripheral */
3690 __HAL_TIM_ENABLE(htim);
3691
3692 break;
3693 }
3694
3695 default:
3696 {
3697 /* Set the DMA capture callbacks */
3698 htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
3699 htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
3700
3701 /* Set the DMA error callback */
3702 htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
3703
3704 /* Enable the DMA channel */
3705 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1,
3706 Length) != HAL_OK)
3707 {
3708 /* Return error status */
3709 return HAL_ERROR;
3710 }
3711
3712 /* Set the DMA capture callbacks */
3713 htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
3714 htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
3715
3716 /* Set the DMA error callback */
3717 htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
3718
3719 /* Enable the DMA channel */
3720 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2,
3721 Length) != HAL_OK)
3722 {
3723 /* Return error status */
3724 return HAL_ERROR;
3725 }
3726
3727 /* Enable the TIM Input Capture DMA request */
3728 __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
3729 /* Enable the TIM Input Capture DMA request */
3730 __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
3731
3732 /* Enable the Capture compare channel */
3733 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
3734 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
3735
3736 /* Enable the Peripheral */
3737 __HAL_TIM_ENABLE(htim);
3738
3739 break;
3740 }
3741 }
3742
3743 /* Return function status */
3744 return HAL_OK;
3745 }
3746
3747 /**
3748 * @brief Stops the TIM Encoder Interface in DMA mode.
3749 * @param htim TIM Encoder Interface handle
3750 * @param Channel TIM Channels to be enabled
3751 * This parameter can be one of the following values:
3752 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
3753 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
3754 * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
3755 * @retval HAL status
3756 */
HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef * htim,uint32_t Channel)3757 HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
3758 {
3759 /* Check the parameters */
3760 assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
3761
3762 /* Disable the Input Capture channels 1 and 2
3763 (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
3764 if (Channel == TIM_CHANNEL_1)
3765 {
3766 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
3767
3768 /* Disable the capture compare DMA Request 1 */
3769 __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
3770 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
3771 }
3772 else if (Channel == TIM_CHANNEL_2)
3773 {
3774 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
3775
3776 /* Disable the capture compare DMA Request 2 */
3777 __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
3778 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
3779 }
3780 else
3781 {
3782 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
3783 TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
3784
3785 /* Disable the capture compare DMA Request 1 and 2 */
3786 __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
3787 __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
3788 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
3789 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
3790 }
3791
3792 /* Disable the Peripheral */
3793 __HAL_TIM_DISABLE(htim);
3794
3795 /* Set the TIM channel(s) state */
3796 if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
3797 {
3798 TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
3799 TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
3800 }
3801 else
3802 {
3803 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
3804 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
3805 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
3806 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
3807 }
3808
3809 /* Return function status */
3810 return HAL_OK;
3811 }
3812
3813 /**
3814 * @}
3815 */
3816 /** @defgroup TIM_Exported_Functions_Group7 TIM IRQ handler management
3817 * @brief TIM IRQ handler management
3818 *
3819 @verbatim
3820 ==============================================================================
3821 ##### IRQ handler management #####
3822 ==============================================================================
3823 [..]
3824 This section provides Timer IRQ handler function.
3825
3826 @endverbatim
3827 * @{
3828 */
3829 /**
3830 * @brief This function handles TIM interrupts requests.
3831 * @param htim TIM handle
3832 * @retval None
3833 */
HAL_TIM_IRQHandler(TIM_HandleTypeDef * htim)3834 void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
3835 {
3836 /* Capture compare 1 event */
3837 if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
3838 {
3839 if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
3840 {
3841 {
3842 __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
3843 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
3844
3845 /* Input capture event */
3846 if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
3847 {
3848 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3849 htim->IC_CaptureCallback(htim);
3850 #else
3851 HAL_TIM_IC_CaptureCallback(htim);
3852 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3853 }
3854 /* Output compare event */
3855 else
3856 {
3857 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3858 htim->OC_DelayElapsedCallback(htim);
3859 htim->PWM_PulseFinishedCallback(htim);
3860 #else
3861 HAL_TIM_OC_DelayElapsedCallback(htim);
3862 HAL_TIM_PWM_PulseFinishedCallback(htim);
3863 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3864 }
3865 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
3866 }
3867 }
3868 }
3869 /* Capture compare 2 event */
3870 if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
3871 {
3872 if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
3873 {
3874 __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
3875 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
3876 /* Input capture event */
3877 if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
3878 {
3879 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3880 htim->IC_CaptureCallback(htim);
3881 #else
3882 HAL_TIM_IC_CaptureCallback(htim);
3883 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3884 }
3885 /* Output compare event */
3886 else
3887 {
3888 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3889 htim->OC_DelayElapsedCallback(htim);
3890 htim->PWM_PulseFinishedCallback(htim);
3891 #else
3892 HAL_TIM_OC_DelayElapsedCallback(htim);
3893 HAL_TIM_PWM_PulseFinishedCallback(htim);
3894 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3895 }
3896 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
3897 }
3898 }
3899 /* Capture compare 3 event */
3900 if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
3901 {
3902 if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
3903 {
3904 __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
3905 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
3906 /* Input capture event */
3907 if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
3908 {
3909 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3910 htim->IC_CaptureCallback(htim);
3911 #else
3912 HAL_TIM_IC_CaptureCallback(htim);
3913 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3914 }
3915 /* Output compare event */
3916 else
3917 {
3918 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3919 htim->OC_DelayElapsedCallback(htim);
3920 htim->PWM_PulseFinishedCallback(htim);
3921 #else
3922 HAL_TIM_OC_DelayElapsedCallback(htim);
3923 HAL_TIM_PWM_PulseFinishedCallback(htim);
3924 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3925 }
3926 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
3927 }
3928 }
3929 /* Capture compare 4 event */
3930 if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
3931 {
3932 if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
3933 {
3934 __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
3935 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
3936 /* Input capture event */
3937 if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
3938 {
3939 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3940 htim->IC_CaptureCallback(htim);
3941 #else
3942 HAL_TIM_IC_CaptureCallback(htim);
3943 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3944 }
3945 /* Output compare event */
3946 else
3947 {
3948 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3949 htim->OC_DelayElapsedCallback(htim);
3950 htim->PWM_PulseFinishedCallback(htim);
3951 #else
3952 HAL_TIM_OC_DelayElapsedCallback(htim);
3953 HAL_TIM_PWM_PulseFinishedCallback(htim);
3954 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3955 }
3956 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
3957 }
3958 }
3959 /* TIM Update event */
3960 if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
3961 {
3962 if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
3963 {
3964 __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
3965 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3966 htim->PeriodElapsedCallback(htim);
3967 #else
3968 HAL_TIM_PeriodElapsedCallback(htim);
3969 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3970 }
3971 }
3972 /* TIM Break input event */
3973 if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
3974 {
3975 if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
3976 {
3977 __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
3978 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3979 htim->BreakCallback(htim);
3980 #else
3981 HAL_TIMEx_BreakCallback(htim);
3982 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3983 }
3984 }
3985 /* TIM Break2 input event */
3986 if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
3987 {
3988 if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
3989 {
3990 __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
3991 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
3992 htim->Break2Callback(htim);
3993 #else
3994 HAL_TIMEx_Break2Callback(htim);
3995 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
3996 }
3997 }
3998 /* TIM Trigger detection event */
3999 if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
4000 {
4001 if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
4002 {
4003 __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
4004 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
4005 htim->TriggerCallback(htim);
4006 #else
4007 HAL_TIM_TriggerCallback(htim);
4008 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
4009 }
4010 }
4011 /* TIM commutation event */
4012 if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
4013 {
4014 if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
4015 {
4016 __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
4017 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
4018 htim->CommutationCallback(htim);
4019 #else
4020 HAL_TIMEx_CommutCallback(htim);
4021 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
4022 }
4023 }
4024 }
4025
4026 /**
4027 * @}
4028 */
4029
4030 /** @defgroup TIM_Exported_Functions_Group8 TIM Peripheral Control functions
4031 * @brief TIM Peripheral Control functions
4032 *
4033 @verbatim
4034 ==============================================================================
4035 ##### Peripheral Control functions #####
4036 ==============================================================================
4037 [..]
4038 This section provides functions allowing to:
4039 (+) Configure The Input Output channels for OC, PWM, IC or One Pulse mode.
4040 (+) Configure External Clock source.
4041 (+) Configure Complementary channels, break features and dead time.
4042 (+) Configure Master and the Slave synchronization.
4043 (+) Configure the DMA Burst Mode.
4044
4045 @endverbatim
4046 * @{
4047 */
4048
4049 /**
4050 * @brief Initializes the TIM Output Compare Channels according to the specified
4051 * parameters in the TIM_OC_InitTypeDef.
4052 * @param htim TIM Output Compare handle
4053 * @param sConfig TIM Output Compare configuration structure
4054 * @param Channel TIM Channels to configure
4055 * This parameter can be one of the following values:
4056 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
4057 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
4058 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
4059 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
4060 * @arg TIM_CHANNEL_5: TIM Channel 5 selected
4061 * @arg TIM_CHANNEL_6: TIM Channel 6 selected
4062 * @retval HAL status
4063 */
HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef * htim,const TIM_OC_InitTypeDef * sConfig,uint32_t Channel)4064 HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
4065 const TIM_OC_InitTypeDef *sConfig,
4066 uint32_t Channel)
4067 {
4068 HAL_StatusTypeDef status = HAL_OK;
4069
4070 /* Check the parameters */
4071 assert_param(IS_TIM_CHANNELS(Channel));
4072 assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
4073 assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
4074
4075 /* Process Locked */
4076 __HAL_LOCK(htim);
4077
4078 switch (Channel)
4079 {
4080 case TIM_CHANNEL_1:
4081 {
4082 /* Check the parameters */
4083 assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
4084
4085 /* Configure the TIM Channel 1 in Output Compare */
4086 TIM_OC1_SetConfig(htim->Instance, sConfig);
4087 break;
4088 }
4089
4090 case TIM_CHANNEL_2:
4091 {
4092 /* Check the parameters */
4093 assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
4094
4095 /* Configure the TIM Channel 2 in Output Compare */
4096 TIM_OC2_SetConfig(htim->Instance, sConfig);
4097 break;
4098 }
4099
4100 case TIM_CHANNEL_3:
4101 {
4102 /* Check the parameters */
4103 assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
4104
4105 /* Configure the TIM Channel 3 in Output Compare */
4106 TIM_OC3_SetConfig(htim->Instance, sConfig);
4107 break;
4108 }
4109
4110 case TIM_CHANNEL_4:
4111 {
4112 /* Check the parameters */
4113 assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
4114
4115 /* Configure the TIM Channel 4 in Output Compare */
4116 TIM_OC4_SetConfig(htim->Instance, sConfig);
4117 break;
4118 }
4119
4120 case TIM_CHANNEL_5:
4121 {
4122 /* Check the parameters */
4123 assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
4124
4125 /* Configure the TIM Channel 5 in Output Compare */
4126 TIM_OC5_SetConfig(htim->Instance, sConfig);
4127 break;
4128 }
4129
4130 case TIM_CHANNEL_6:
4131 {
4132 /* Check the parameters */
4133 assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
4134
4135 /* Configure the TIM Channel 6 in Output Compare */
4136 TIM_OC6_SetConfig(htim->Instance, sConfig);
4137 break;
4138 }
4139
4140 default:
4141 status = HAL_ERROR;
4142 break;
4143 }
4144
4145 __HAL_UNLOCK(htim);
4146
4147 return status;
4148 }
4149
4150 /**
4151 * @brief Initializes the TIM Input Capture Channels according to the specified
4152 * parameters in the TIM_IC_InitTypeDef.
4153 * @param htim TIM IC handle
4154 * @param sConfig TIM Input Capture configuration structure
4155 * @param Channel TIM Channel to configure
4156 * This parameter can be one of the following values:
4157 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
4158 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
4159 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
4160 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
4161 * @retval HAL status
4162 */
HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef * htim,const TIM_IC_InitTypeDef * sConfig,uint32_t Channel)4163 HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
4164 {
4165 HAL_StatusTypeDef status = HAL_OK;
4166
4167 /* Check the parameters */
4168 assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
4169 assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
4170 assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
4171 assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
4172 assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
4173
4174 /* Process Locked */
4175 __HAL_LOCK(htim);
4176
4177 if (Channel == TIM_CHANNEL_1)
4178 {
4179 /* TI1 Configuration */
4180 TIM_TI1_SetConfig(htim->Instance,
4181 sConfig->ICPolarity,
4182 sConfig->ICSelection,
4183 sConfig->ICFilter);
4184
4185 /* Reset the IC1PSC Bits */
4186 htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
4187
4188 /* Set the IC1PSC value */
4189 htim->Instance->CCMR1 |= sConfig->ICPrescaler;
4190 }
4191 else if (Channel == TIM_CHANNEL_2)
4192 {
4193 /* TI2 Configuration */
4194 assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
4195
4196 TIM_TI2_SetConfig(htim->Instance,
4197 sConfig->ICPolarity,
4198 sConfig->ICSelection,
4199 sConfig->ICFilter);
4200
4201 /* Reset the IC2PSC Bits */
4202 htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
4203
4204 /* Set the IC2PSC value */
4205 htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
4206 }
4207 else if (Channel == TIM_CHANNEL_3)
4208 {
4209 /* TI3 Configuration */
4210 assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
4211
4212 TIM_TI3_SetConfig(htim->Instance,
4213 sConfig->ICPolarity,
4214 sConfig->ICSelection,
4215 sConfig->ICFilter);
4216
4217 /* Reset the IC3PSC Bits */
4218 htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
4219
4220 /* Set the IC3PSC value */
4221 htim->Instance->CCMR2 |= sConfig->ICPrescaler;
4222 }
4223 else if (Channel == TIM_CHANNEL_4)
4224 {
4225 /* TI4 Configuration */
4226 assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
4227
4228 TIM_TI4_SetConfig(htim->Instance,
4229 sConfig->ICPolarity,
4230 sConfig->ICSelection,
4231 sConfig->ICFilter);
4232
4233 /* Reset the IC4PSC Bits */
4234 htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
4235
4236 /* Set the IC4PSC value */
4237 htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
4238 }
4239 else
4240 {
4241 status = HAL_ERROR;
4242 }
4243
4244 __HAL_UNLOCK(htim);
4245
4246 return status;
4247 }
4248
4249 /**
4250 * @brief Initializes the TIM PWM channels according to the specified
4251 * parameters in the TIM_OC_InitTypeDef.
4252 * @param htim TIM PWM handle
4253 * @param sConfig TIM PWM configuration structure
4254 * @param Channel TIM Channels to be configured
4255 * This parameter can be one of the following values:
4256 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
4257 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
4258 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
4259 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
4260 * @arg TIM_CHANNEL_5: TIM Channel 5 selected
4261 * @arg TIM_CHANNEL_6: TIM Channel 6 selected
4262 * @retval HAL status
4263 */
HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef * htim,const TIM_OC_InitTypeDef * sConfig,uint32_t Channel)4264 HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
4265 const TIM_OC_InitTypeDef *sConfig,
4266 uint32_t Channel)
4267 {
4268 HAL_StatusTypeDef status = HAL_OK;
4269
4270 /* Check the parameters */
4271 assert_param(IS_TIM_CHANNELS(Channel));
4272 assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
4273 assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
4274 assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
4275
4276 /* Process Locked */
4277 __HAL_LOCK(htim);
4278
4279 switch (Channel)
4280 {
4281 case TIM_CHANNEL_1:
4282 {
4283 /* Check the parameters */
4284 assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
4285
4286 /* Configure the Channel 1 in PWM mode */
4287 TIM_OC1_SetConfig(htim->Instance, sConfig);
4288
4289 /* Set the Preload enable bit for channel1 */
4290 htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
4291
4292 /* Configure the Output Fast mode */
4293 htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
4294 htim->Instance->CCMR1 |= sConfig->OCFastMode;
4295 break;
4296 }
4297
4298 case TIM_CHANNEL_2:
4299 {
4300 /* Check the parameters */
4301 assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
4302
4303 /* Configure the Channel 2 in PWM mode */
4304 TIM_OC2_SetConfig(htim->Instance, sConfig);
4305
4306 /* Set the Preload enable bit for channel2 */
4307 htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
4308
4309 /* Configure the Output Fast mode */
4310 htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
4311 htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
4312 break;
4313 }
4314
4315 case TIM_CHANNEL_3:
4316 {
4317 /* Check the parameters */
4318 assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
4319
4320 /* Configure the Channel 3 in PWM mode */
4321 TIM_OC3_SetConfig(htim->Instance, sConfig);
4322
4323 /* Set the Preload enable bit for channel3 */
4324 htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
4325
4326 /* Configure the Output Fast mode */
4327 htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
4328 htim->Instance->CCMR2 |= sConfig->OCFastMode;
4329 break;
4330 }
4331
4332 case TIM_CHANNEL_4:
4333 {
4334 /* Check the parameters */
4335 assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
4336
4337 /* Configure the Channel 4 in PWM mode */
4338 TIM_OC4_SetConfig(htim->Instance, sConfig);
4339
4340 /* Set the Preload enable bit for channel4 */
4341 htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
4342
4343 /* Configure the Output Fast mode */
4344 htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
4345 htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
4346 break;
4347 }
4348
4349 case TIM_CHANNEL_5:
4350 {
4351 /* Check the parameters */
4352 assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
4353
4354 /* Configure the Channel 5 in PWM mode */
4355 TIM_OC5_SetConfig(htim->Instance, sConfig);
4356
4357 /* Set the Preload enable bit for channel5*/
4358 htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
4359
4360 /* Configure the Output Fast mode */
4361 htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
4362 htim->Instance->CCMR3 |= sConfig->OCFastMode;
4363 break;
4364 }
4365
4366 case TIM_CHANNEL_6:
4367 {
4368 /* Check the parameters */
4369 assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
4370
4371 /* Configure the Channel 6 in PWM mode */
4372 TIM_OC6_SetConfig(htim->Instance, sConfig);
4373
4374 /* Set the Preload enable bit for channel6 */
4375 htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
4376
4377 /* Configure the Output Fast mode */
4378 htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
4379 htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
4380 break;
4381 }
4382
4383 default:
4384 status = HAL_ERROR;
4385 break;
4386 }
4387
4388 __HAL_UNLOCK(htim);
4389
4390 return status;
4391 }
4392
4393 /**
4394 * @brief Initializes the TIM One Pulse Channels according to the specified
4395 * parameters in the TIM_OnePulse_InitTypeDef.
4396 * @param htim TIM One Pulse handle
4397 * @param sConfig TIM One Pulse configuration structure
4398 * @param OutputChannel TIM output channel to configure
4399 * This parameter can be one of the following values:
4400 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
4401 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
4402 * @param InputChannel TIM input Channel to configure
4403 * This parameter can be one of the following values:
4404 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
4405 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
4406 * @note To output a waveform with a minimum delay user can enable the fast
4407 * mode by calling the @ref __HAL_TIM_ENABLE_OCxFAST macro. Then CCx
4408 * output is forced in response to the edge detection on TIx input,
4409 * without taking in account the comparison.
4410 * @retval HAL status
4411 */
HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef * htim,TIM_OnePulse_InitTypeDef * sConfig,uint32_t OutputChannel,uint32_t InputChannel)4412 HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OnePulse_InitTypeDef *sConfig,
4413 uint32_t OutputChannel, uint32_t InputChannel)
4414 {
4415 HAL_StatusTypeDef status = HAL_OK;
4416 TIM_OC_InitTypeDef temp1;
4417
4418 /* Check the parameters */
4419 assert_param(IS_TIM_OPM_CHANNELS(OutputChannel));
4420 assert_param(IS_TIM_OPM_CHANNELS(InputChannel));
4421
4422 if (OutputChannel != InputChannel)
4423 {
4424 /* Process Locked */
4425 __HAL_LOCK(htim);
4426
4427 htim->State = HAL_TIM_STATE_BUSY;
4428
4429 /* Extract the Output compare configuration from sConfig structure */
4430 temp1.OCMode = sConfig->OCMode;
4431 temp1.Pulse = sConfig->Pulse;
4432 temp1.OCPolarity = sConfig->OCPolarity;
4433 temp1.OCNPolarity = sConfig->OCNPolarity;
4434 temp1.OCIdleState = sConfig->OCIdleState;
4435 temp1.OCNIdleState = sConfig->OCNIdleState;
4436
4437 switch (OutputChannel)
4438 {
4439 case TIM_CHANNEL_1:
4440 {
4441 assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
4442
4443 TIM_OC1_SetConfig(htim->Instance, &temp1);
4444 break;
4445 }
4446
4447 case TIM_CHANNEL_2:
4448 {
4449 assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
4450
4451 TIM_OC2_SetConfig(htim->Instance, &temp1);
4452 break;
4453 }
4454
4455 default:
4456 status = HAL_ERROR;
4457 break;
4458 }
4459
4460 if (status == HAL_OK)
4461 {
4462 switch (InputChannel)
4463 {
4464 case TIM_CHANNEL_1:
4465 {
4466 assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
4467
4468 TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity,
4469 sConfig->ICSelection, sConfig->ICFilter);
4470
4471 /* Reset the IC1PSC Bits */
4472 htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
4473
4474 /* Select the Trigger source */
4475 htim->Instance->SMCR &= ~TIM_SMCR_TS;
4476 htim->Instance->SMCR |= TIM_TS_TI1FP1;
4477
4478 /* Select the Slave Mode */
4479 htim->Instance->SMCR &= ~TIM_SMCR_SMS;
4480 htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
4481 break;
4482 }
4483
4484 case TIM_CHANNEL_2:
4485 {
4486 assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
4487
4488 TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity,
4489 sConfig->ICSelection, sConfig->ICFilter);
4490
4491 /* Reset the IC2PSC Bits */
4492 htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
4493
4494 /* Select the Trigger source */
4495 htim->Instance->SMCR &= ~TIM_SMCR_TS;
4496 htim->Instance->SMCR |= TIM_TS_TI2FP2;
4497
4498 /* Select the Slave Mode */
4499 htim->Instance->SMCR &= ~TIM_SMCR_SMS;
4500 htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
4501 break;
4502 }
4503
4504 default:
4505 status = HAL_ERROR;
4506 break;
4507 }
4508 }
4509
4510 htim->State = HAL_TIM_STATE_READY;
4511
4512 __HAL_UNLOCK(htim);
4513
4514 return status;
4515 }
4516 else
4517 {
4518 return HAL_ERROR;
4519 }
4520 }
4521
4522 /**
4523 * @brief Configure the DMA Burst to transfer Data from the memory to the TIM peripheral
4524 * @param htim TIM handle
4525 * @param BurstBaseAddress TIM Base address from where the DMA will start the Data write
4526 * This parameter can be one of the following values:
4527 * @arg TIM_DMABASE_CR1
4528 * @arg TIM_DMABASE_CR2
4529 * @arg TIM_DMABASE_SMCR
4530 * @arg TIM_DMABASE_DIER
4531 * @arg TIM_DMABASE_SR
4532 * @arg TIM_DMABASE_EGR
4533 * @arg TIM_DMABASE_CCMR1
4534 * @arg TIM_DMABASE_CCMR2
4535 * @arg TIM_DMABASE_CCER
4536 * @arg TIM_DMABASE_CNT
4537 * @arg TIM_DMABASE_PSC
4538 * @arg TIM_DMABASE_ARR
4539 * @arg TIM_DMABASE_RCR
4540 * @arg TIM_DMABASE_CCR1
4541 * @arg TIM_DMABASE_CCR2
4542 * @arg TIM_DMABASE_CCR3
4543 * @arg TIM_DMABASE_CCR4
4544 * @arg TIM_DMABASE_BDTR
4545 * @arg TIM_DMABASE_OR1
4546 * @arg TIM_DMABASE_CCMR3
4547 * @arg TIM_DMABASE_CCR5
4548 * @arg TIM_DMABASE_CCR6
4549 * @arg TIM_DMABASE_OR2
4550 * @arg TIM_DMABASE_OR3
4551 * @param BurstRequestSrc TIM DMA Request sources
4552 * This parameter can be one of the following values:
4553 * @arg TIM_DMA_UPDATE: TIM update Interrupt source
4554 * @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
4555 * @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
4556 * @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
4557 * @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
4558 * @arg TIM_DMA_COM: TIM Commutation DMA source
4559 * @arg TIM_DMA_TRIGGER: TIM Trigger DMA source
4560 * @param BurstBuffer The Buffer address.
4561 * @param BurstLength DMA Burst length. This parameter can be one value
4562 * between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS.
4563 * @note This function should be used only when BurstLength is equal to DMA data transfer length.
4564 * @retval HAL status
4565 */
HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef * htim,uint32_t BurstBaseAddress,uint32_t BurstRequestSrc,const uint32_t * BurstBuffer,uint32_t BurstLength)4566 HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
4567 uint32_t BurstRequestSrc, const uint32_t *BurstBuffer, uint32_t BurstLength)
4568 {
4569 HAL_StatusTypeDef status;
4570
4571 status = HAL_TIM_DMABurst_MultiWriteStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
4572 ((BurstLength) >> 8U) + 1U);
4573
4574
4575
4576 return status;
4577 }
4578
4579 /**
4580 * @brief Configure the DMA Burst to transfer multiple Data from the memory to the TIM peripheral
4581 * @param htim TIM handle
4582 * @param BurstBaseAddress TIM Base address from where the DMA will start the Data write
4583 * This parameter can be one of the following values:
4584 * @arg TIM_DMABASE_CR1
4585 * @arg TIM_DMABASE_CR2
4586 * @arg TIM_DMABASE_SMCR
4587 * @arg TIM_DMABASE_DIER
4588 * @arg TIM_DMABASE_SR
4589 * @arg TIM_DMABASE_EGR
4590 * @arg TIM_DMABASE_CCMR1
4591 * @arg TIM_DMABASE_CCMR2
4592 * @arg TIM_DMABASE_CCER
4593 * @arg TIM_DMABASE_CNT
4594 * @arg TIM_DMABASE_PSC
4595 * @arg TIM_DMABASE_ARR
4596 * @arg TIM_DMABASE_RCR
4597 * @arg TIM_DMABASE_CCR1
4598 * @arg TIM_DMABASE_CCR2
4599 * @arg TIM_DMABASE_CCR3
4600 * @arg TIM_DMABASE_CCR4
4601 * @arg TIM_DMABASE_BDTR
4602 * @arg TIM_DMABASE_OR1
4603 * @arg TIM_DMABASE_CCMR3
4604 * @arg TIM_DMABASE_CCR5
4605 * @arg TIM_DMABASE_CCR6
4606 * @arg TIM_DMABASE_OR2
4607 * @arg TIM_DMABASE_OR3
4608 * @param BurstRequestSrc TIM DMA Request sources
4609 * This parameter can be one of the following values:
4610 * @arg TIM_DMA_UPDATE: TIM update Interrupt source
4611 * @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
4612 * @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
4613 * @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
4614 * @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
4615 * @arg TIM_DMA_COM: TIM Commutation DMA source
4616 * @arg TIM_DMA_TRIGGER: TIM Trigger DMA source
4617 * @param BurstBuffer The Buffer address.
4618 * @param BurstLength DMA Burst length. This parameter can be one value
4619 * between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS.
4620 * @param DataLength Data length. This parameter can be one value
4621 * between 1 and 0xFFFF.
4622 * @retval HAL status
4623 */
HAL_TIM_DMABurst_MultiWriteStart(TIM_HandleTypeDef * htim,uint32_t BurstBaseAddress,uint32_t BurstRequestSrc,const uint32_t * BurstBuffer,uint32_t BurstLength,uint32_t DataLength)4624 HAL_StatusTypeDef HAL_TIM_DMABurst_MultiWriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
4625 uint32_t BurstRequestSrc, const uint32_t *BurstBuffer,
4626 uint32_t BurstLength, uint32_t DataLength)
4627 {
4628 HAL_StatusTypeDef status = HAL_OK;
4629
4630 /* Check the parameters */
4631 assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
4632 assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
4633 assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
4634 assert_param(IS_TIM_DMA_LENGTH(BurstLength));
4635 assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength));
4636
4637 if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)
4638 {
4639 return HAL_BUSY;
4640 }
4641 else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY)
4642 {
4643 if ((BurstBuffer == NULL) && (BurstLength > 0U))
4644 {
4645 return HAL_ERROR;
4646 }
4647 else
4648 {
4649 htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY;
4650 }
4651 }
4652 else
4653 {
4654 /* nothing to do */
4655 }
4656
4657 switch (BurstRequestSrc)
4658 {
4659 case TIM_DMA_UPDATE:
4660 {
4661 /* Set the DMA Period elapsed callbacks */
4662 htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
4663 htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
4664
4665 /* Set the DMA error callback */
4666 htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
4667
4668 /* Enable the DMA channel */
4669 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer,
4670 (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
4671 {
4672 /* Return error status */
4673 return HAL_ERROR;
4674 }
4675 break;
4676 }
4677 case TIM_DMA_CC1:
4678 {
4679 /* Set the DMA compare callbacks */
4680 htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
4681 htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
4682
4683 /* Set the DMA error callback */
4684 htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
4685
4686 /* Enable the DMA channel */
4687 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer,
4688 (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
4689 {
4690 /* Return error status */
4691 return HAL_ERROR;
4692 }
4693 break;
4694 }
4695 case TIM_DMA_CC2:
4696 {
4697 /* Set the DMA compare callbacks */
4698 htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
4699 htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
4700
4701 /* Set the DMA error callback */
4702 htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
4703
4704 /* Enable the DMA channel */
4705 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer,
4706 (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
4707 {
4708 /* Return error status */
4709 return HAL_ERROR;
4710 }
4711 break;
4712 }
4713 case TIM_DMA_CC3:
4714 {
4715 /* Set the DMA compare callbacks */
4716 htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
4717 htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
4718
4719 /* Set the DMA error callback */
4720 htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
4721
4722 /* Enable the DMA channel */
4723 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer,
4724 (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
4725 {
4726 /* Return error status */
4727 return HAL_ERROR;
4728 }
4729 break;
4730 }
4731 case TIM_DMA_CC4:
4732 {
4733 /* Set the DMA compare callbacks */
4734 htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
4735 htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
4736
4737 /* Set the DMA error callback */
4738 htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
4739
4740 /* Enable the DMA channel */
4741 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer,
4742 (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
4743 {
4744 /* Return error status */
4745 return HAL_ERROR;
4746 }
4747 break;
4748 }
4749 case TIM_DMA_COM:
4750 {
4751 /* Set the DMA commutation callbacks */
4752 htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt;
4753 htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback = TIMEx_DMACommutationHalfCplt;
4754
4755 /* Set the DMA error callback */
4756 htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
4757
4758 /* Enable the DMA channel */
4759 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer,
4760 (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
4761 {
4762 /* Return error status */
4763 return HAL_ERROR;
4764 }
4765 break;
4766 }
4767 case TIM_DMA_TRIGGER:
4768 {
4769 /* Set the DMA trigger callbacks */
4770 htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
4771 htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
4772
4773 /* Set the DMA error callback */
4774 htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
4775
4776 /* Enable the DMA channel */
4777 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer,
4778 (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
4779 {
4780 /* Return error status */
4781 return HAL_ERROR;
4782 }
4783 break;
4784 }
4785 default:
4786 status = HAL_ERROR;
4787 break;
4788 }
4789
4790 if (status == HAL_OK)
4791 {
4792 /* Configure the DMA Burst Mode */
4793 htim->Instance->DCR = (BurstBaseAddress | BurstLength);
4794 /* Enable the TIM DMA Request */
4795 __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
4796 }
4797
4798 /* Return function status */
4799 return status;
4800 }
4801
4802 /**
4803 * @brief Stops the TIM DMA Burst mode
4804 * @param htim TIM handle
4805 * @param BurstRequestSrc TIM DMA Request sources to disable
4806 * @retval HAL status
4807 */
HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef * htim,uint32_t BurstRequestSrc)4808 HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
4809 {
4810 HAL_StatusTypeDef status = HAL_OK;
4811
4812 /* Check the parameters */
4813 assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
4814
4815 /* Abort the DMA transfer (at least disable the DMA channel) */
4816 switch (BurstRequestSrc)
4817 {
4818 case TIM_DMA_UPDATE:
4819 {
4820 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
4821 break;
4822 }
4823 case TIM_DMA_CC1:
4824 {
4825 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
4826 break;
4827 }
4828 case TIM_DMA_CC2:
4829 {
4830 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
4831 break;
4832 }
4833 case TIM_DMA_CC3:
4834 {
4835 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
4836 break;
4837 }
4838 case TIM_DMA_CC4:
4839 {
4840 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
4841 break;
4842 }
4843 case TIM_DMA_COM:
4844 {
4845 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
4846 break;
4847 }
4848 case TIM_DMA_TRIGGER:
4849 {
4850 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
4851 break;
4852 }
4853 default:
4854 status = HAL_ERROR;
4855 break;
4856 }
4857
4858 if (status == HAL_OK)
4859 {
4860 /* Disable the TIM Update DMA request */
4861 __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
4862
4863 /* Change the DMA burst operation state */
4864 htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
4865 }
4866
4867 /* Return function status */
4868 return status;
4869 }
4870
4871 /**
4872 * @brief Configure the DMA Burst to transfer Data from the TIM peripheral to the memory
4873 * @param htim TIM handle
4874 * @param BurstBaseAddress TIM Base address from where the DMA will start the Data read
4875 * This parameter can be one of the following values:
4876 * @arg TIM_DMABASE_CR1
4877 * @arg TIM_DMABASE_CR2
4878 * @arg TIM_DMABASE_SMCR
4879 * @arg TIM_DMABASE_DIER
4880 * @arg TIM_DMABASE_SR
4881 * @arg TIM_DMABASE_EGR
4882 * @arg TIM_DMABASE_CCMR1
4883 * @arg TIM_DMABASE_CCMR2
4884 * @arg TIM_DMABASE_CCER
4885 * @arg TIM_DMABASE_CNT
4886 * @arg TIM_DMABASE_PSC
4887 * @arg TIM_DMABASE_ARR
4888 * @arg TIM_DMABASE_RCR
4889 * @arg TIM_DMABASE_CCR1
4890 * @arg TIM_DMABASE_CCR2
4891 * @arg TIM_DMABASE_CCR3
4892 * @arg TIM_DMABASE_CCR4
4893 * @arg TIM_DMABASE_BDTR
4894 * @arg TIM_DMABASE_OR1
4895 * @arg TIM_DMABASE_CCMR3
4896 * @arg TIM_DMABASE_CCR5
4897 * @arg TIM_DMABASE_CCR6
4898 * @arg TIM_DMABASE_OR2
4899 * @arg TIM_DMABASE_OR3
4900 * @param BurstRequestSrc TIM DMA Request sources
4901 * This parameter can be one of the following values:
4902 * @arg TIM_DMA_UPDATE: TIM update Interrupt source
4903 * @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
4904 * @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
4905 * @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
4906 * @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
4907 * @arg TIM_DMA_COM: TIM Commutation DMA source
4908 * @arg TIM_DMA_TRIGGER: TIM Trigger DMA source
4909 * @param BurstBuffer The Buffer address.
4910 * @param BurstLength DMA Burst length. This parameter can be one value
4911 * between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS.
4912 * @note This function should be used only when BurstLength is equal to DMA data transfer length.
4913 * @retval HAL status
4914 */
HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef * htim,uint32_t BurstBaseAddress,uint32_t BurstRequestSrc,uint32_t * BurstBuffer,uint32_t BurstLength)4915 HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
4916 uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t BurstLength)
4917 {
4918 HAL_StatusTypeDef status;
4919
4920 status = HAL_TIM_DMABurst_MultiReadStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
4921 ((BurstLength) >> 8U) + 1U);
4922
4923
4924 return status;
4925 }
4926
4927 /**
4928 * @brief Configure the DMA Burst to transfer Data from the TIM peripheral to the memory
4929 * @param htim TIM handle
4930 * @param BurstBaseAddress TIM Base address from where the DMA will start the Data read
4931 * This parameter can be one of the following values:
4932 * @arg TIM_DMABASE_CR1
4933 * @arg TIM_DMABASE_CR2
4934 * @arg TIM_DMABASE_SMCR
4935 * @arg TIM_DMABASE_DIER
4936 * @arg TIM_DMABASE_SR
4937 * @arg TIM_DMABASE_EGR
4938 * @arg TIM_DMABASE_CCMR1
4939 * @arg TIM_DMABASE_CCMR2
4940 * @arg TIM_DMABASE_CCER
4941 * @arg TIM_DMABASE_CNT
4942 * @arg TIM_DMABASE_PSC
4943 * @arg TIM_DMABASE_ARR
4944 * @arg TIM_DMABASE_RCR
4945 * @arg TIM_DMABASE_CCR1
4946 * @arg TIM_DMABASE_CCR2
4947 * @arg TIM_DMABASE_CCR3
4948 * @arg TIM_DMABASE_CCR4
4949 * @arg TIM_DMABASE_BDTR
4950 * @arg TIM_DMABASE_OR1
4951 * @arg TIM_DMABASE_CCMR3
4952 * @arg TIM_DMABASE_CCR5
4953 * @arg TIM_DMABASE_CCR6
4954 * @arg TIM_DMABASE_OR2
4955 * @arg TIM_DMABASE_OR3
4956 * @param BurstRequestSrc TIM DMA Request sources
4957 * This parameter can be one of the following values:
4958 * @arg TIM_DMA_UPDATE: TIM update Interrupt source
4959 * @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
4960 * @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
4961 * @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
4962 * @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
4963 * @arg TIM_DMA_COM: TIM Commutation DMA source
4964 * @arg TIM_DMA_TRIGGER: TIM Trigger DMA source
4965 * @param BurstBuffer The Buffer address.
4966 * @param BurstLength DMA Burst length. This parameter can be one value
4967 * between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS.
4968 * @param DataLength Data length. This parameter can be one value
4969 * between 1 and 0xFFFF.
4970 * @retval HAL status
4971 */
HAL_TIM_DMABurst_MultiReadStart(TIM_HandleTypeDef * htim,uint32_t BurstBaseAddress,uint32_t BurstRequestSrc,uint32_t * BurstBuffer,uint32_t BurstLength,uint32_t DataLength)4972 HAL_StatusTypeDef HAL_TIM_DMABurst_MultiReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
4973 uint32_t BurstRequestSrc, uint32_t *BurstBuffer,
4974 uint32_t BurstLength, uint32_t DataLength)
4975 {
4976 HAL_StatusTypeDef status = HAL_OK;
4977
4978 /* Check the parameters */
4979 assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
4980 assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
4981 assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
4982 assert_param(IS_TIM_DMA_LENGTH(BurstLength));
4983 assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength));
4984
4985 if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)
4986 {
4987 return HAL_BUSY;
4988 }
4989 else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY)
4990 {
4991 if ((BurstBuffer == NULL) && (BurstLength > 0U))
4992 {
4993 return HAL_ERROR;
4994 }
4995 else
4996 {
4997 htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY;
4998 }
4999 }
5000 else
5001 {
5002 /* nothing to do */
5003 }
5004 switch (BurstRequestSrc)
5005 {
5006 case TIM_DMA_UPDATE:
5007 {
5008 /* Set the DMA Period elapsed callbacks */
5009 htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
5010 htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
5011
5012 /* Set the DMA error callback */
5013 htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
5014
5015 /* Enable the DMA channel */
5016 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
5017 DataLength) != HAL_OK)
5018 {
5019 /* Return error status */
5020 return HAL_ERROR;
5021 }
5022 break;
5023 }
5024 case TIM_DMA_CC1:
5025 {
5026 /* Set the DMA capture callbacks */
5027 htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
5028 htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
5029
5030 /* Set the DMA error callback */
5031 htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
5032
5033 /* Enable the DMA channel */
5034 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
5035 DataLength) != HAL_OK)
5036 {
5037 /* Return error status */
5038 return HAL_ERROR;
5039 }
5040 break;
5041 }
5042 case TIM_DMA_CC2:
5043 {
5044 /* Set the DMA capture callbacks */
5045 htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
5046 htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
5047
5048 /* Set the DMA error callback */
5049 htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
5050
5051 /* Enable the DMA channel */
5052 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
5053 DataLength) != HAL_OK)
5054 {
5055 /* Return error status */
5056 return HAL_ERROR;
5057 }
5058 break;
5059 }
5060 case TIM_DMA_CC3:
5061 {
5062 /* Set the DMA capture callbacks */
5063 htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
5064 htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
5065
5066 /* Set the DMA error callback */
5067 htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
5068
5069 /* Enable the DMA channel */
5070 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
5071 DataLength) != HAL_OK)
5072 {
5073 /* Return error status */
5074 return HAL_ERROR;
5075 }
5076 break;
5077 }
5078 case TIM_DMA_CC4:
5079 {
5080 /* Set the DMA capture callbacks */
5081 htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
5082 htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
5083
5084 /* Set the DMA error callback */
5085 htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
5086
5087 /* Enable the DMA channel */
5088 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
5089 DataLength) != HAL_OK)
5090 {
5091 /* Return error status */
5092 return HAL_ERROR;
5093 }
5094 break;
5095 }
5096 case TIM_DMA_COM:
5097 {
5098 /* Set the DMA commutation callbacks */
5099 htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt;
5100 htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback = TIMEx_DMACommutationHalfCplt;
5101
5102 /* Set the DMA error callback */
5103 htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
5104
5105 /* Enable the DMA channel */
5106 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
5107 DataLength) != HAL_OK)
5108 {
5109 /* Return error status */
5110 return HAL_ERROR;
5111 }
5112 break;
5113 }
5114 case TIM_DMA_TRIGGER:
5115 {
5116 /* Set the DMA trigger callbacks */
5117 htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
5118 htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
5119
5120 /* Set the DMA error callback */
5121 htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
5122
5123 /* Enable the DMA channel */
5124 if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
5125 DataLength) != HAL_OK)
5126 {
5127 /* Return error status */
5128 return HAL_ERROR;
5129 }
5130 break;
5131 }
5132 default:
5133 status = HAL_ERROR;
5134 break;
5135 }
5136
5137 if (status == HAL_OK)
5138 {
5139 /* Configure the DMA Burst Mode */
5140 htim->Instance->DCR = (BurstBaseAddress | BurstLength);
5141
5142 /* Enable the TIM DMA Request */
5143 __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
5144 }
5145
5146 /* Return function status */
5147 return status;
5148 }
5149
5150 /**
5151 * @brief Stop the DMA burst reading
5152 * @param htim TIM handle
5153 * @param BurstRequestSrc TIM DMA Request sources to disable.
5154 * @retval HAL status
5155 */
HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef * htim,uint32_t BurstRequestSrc)5156 HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
5157 {
5158 HAL_StatusTypeDef status = HAL_OK;
5159
5160 /* Check the parameters */
5161 assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
5162
5163 /* Abort the DMA transfer (at least disable the DMA channel) */
5164 switch (BurstRequestSrc)
5165 {
5166 case TIM_DMA_UPDATE:
5167 {
5168 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
5169 break;
5170 }
5171 case TIM_DMA_CC1:
5172 {
5173 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
5174 break;
5175 }
5176 case TIM_DMA_CC2:
5177 {
5178 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
5179 break;
5180 }
5181 case TIM_DMA_CC3:
5182 {
5183 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
5184 break;
5185 }
5186 case TIM_DMA_CC4:
5187 {
5188 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
5189 break;
5190 }
5191 case TIM_DMA_COM:
5192 {
5193 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
5194 break;
5195 }
5196 case TIM_DMA_TRIGGER:
5197 {
5198 (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
5199 break;
5200 }
5201 default:
5202 status = HAL_ERROR;
5203 break;
5204 }
5205
5206 if (status == HAL_OK)
5207 {
5208 /* Disable the TIM Update DMA request */
5209 __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
5210
5211 /* Change the DMA burst operation state */
5212 htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
5213 }
5214
5215 /* Return function status */
5216 return status;
5217 }
5218
5219 /**
5220 * @brief Generate a software event
5221 * @param htim TIM handle
5222 * @param EventSource specifies the event source.
5223 * This parameter can be one of the following values:
5224 * @arg TIM_EVENTSOURCE_UPDATE: Timer update Event source
5225 * @arg TIM_EVENTSOURCE_CC1: Timer Capture Compare 1 Event source
5226 * @arg TIM_EVENTSOURCE_CC2: Timer Capture Compare 2 Event source
5227 * @arg TIM_EVENTSOURCE_CC3: Timer Capture Compare 3 Event source
5228 * @arg TIM_EVENTSOURCE_CC4: Timer Capture Compare 4 Event source
5229 * @arg TIM_EVENTSOURCE_COM: Timer COM event source
5230 * @arg TIM_EVENTSOURCE_TRIGGER: Timer Trigger Event source
5231 * @arg TIM_EVENTSOURCE_BREAK: Timer Break event source
5232 * @arg TIM_EVENTSOURCE_BREAK2: Timer Break2 event source
5233 * @note Basic timers can only generate an update event.
5234 * @note TIM_EVENTSOURCE_COM is relevant only with advanced timer instances.
5235 * @note TIM_EVENTSOURCE_BREAK and TIM_EVENTSOURCE_BREAK2 are relevant
5236 * only for timer instances supporting break input(s).
5237 * @retval HAL status
5238 */
5239
HAL_TIM_GenerateEvent(TIM_HandleTypeDef * htim,uint32_t EventSource)5240 HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
5241 {
5242 /* Check the parameters */
5243 assert_param(IS_TIM_INSTANCE(htim->Instance));
5244 assert_param(IS_TIM_EVENT_SOURCE(EventSource));
5245
5246 /* Process Locked */
5247 __HAL_LOCK(htim);
5248
5249 /* Change the TIM state */
5250 htim->State = HAL_TIM_STATE_BUSY;
5251
5252 /* Set the event sources */
5253 htim->Instance->EGR = EventSource;
5254
5255 /* Change the TIM state */
5256 htim->State = HAL_TIM_STATE_READY;
5257
5258 __HAL_UNLOCK(htim);
5259
5260 /* Return function status */
5261 return HAL_OK;
5262 }
5263
5264 /**
5265 * @brief Configures the OCRef clear feature
5266 * @param htim TIM handle
5267 * @param sClearInputConfig pointer to a TIM_ClearInputConfigTypeDef structure that
5268 * contains the OCREF clear feature and parameters for the TIM peripheral.
5269 * @param Channel specifies the TIM Channel
5270 * This parameter can be one of the following values:
5271 * @arg TIM_CHANNEL_1: TIM Channel 1
5272 * @arg TIM_CHANNEL_2: TIM Channel 2
5273 * @arg TIM_CHANNEL_3: TIM Channel 3
5274 * @arg TIM_CHANNEL_4: TIM Channel 4
5275 * @arg TIM_CHANNEL_5: TIM Channel 5
5276 * @arg TIM_CHANNEL_6: TIM Channel 6
5277 * @retval HAL status
5278 */
HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef * htim,const TIM_ClearInputConfigTypeDef * sClearInputConfig,uint32_t Channel)5279 HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim,
5280 const TIM_ClearInputConfigTypeDef *sClearInputConfig,
5281 uint32_t Channel)
5282 {
5283 HAL_StatusTypeDef status = HAL_OK;
5284
5285 /* Check the parameters */
5286 assert_param(IS_TIM_OCXREF_CLEAR_INSTANCE(htim->Instance));
5287 assert_param(IS_TIM_CLEARINPUT_SOURCE(sClearInputConfig->ClearInputSource));
5288
5289 /* Process Locked */
5290 __HAL_LOCK(htim);
5291
5292 htim->State = HAL_TIM_STATE_BUSY;
5293
5294 switch (sClearInputConfig->ClearInputSource)
5295 {
5296 case TIM_CLEARINPUTSOURCE_NONE:
5297 {
5298 /* Clear the OCREF clear selection bit and the the ETR Bits */
5299 CLEAR_BIT(htim->Instance->SMCR, (TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP));
5300 break;
5301 }
5302
5303 case TIM_CLEARINPUTSOURCE_ETR:
5304 {
5305 /* Check the parameters */
5306 assert_param(IS_TIM_CLEARINPUT_POLARITY(sClearInputConfig->ClearInputPolarity));
5307 assert_param(IS_TIM_CLEARINPUT_PRESCALER(sClearInputConfig->ClearInputPrescaler));
5308 assert_param(IS_TIM_CLEARINPUT_FILTER(sClearInputConfig->ClearInputFilter));
5309
5310 /* When OCRef clear feature is used with ETR source, ETR prescaler must be off */
5311 if (sClearInputConfig->ClearInputPrescaler != TIM_CLEARINPUTPRESCALER_DIV1)
5312 {
5313 htim->State = HAL_TIM_STATE_READY;
5314 __HAL_UNLOCK(htim);
5315 return HAL_ERROR;
5316 }
5317
5318 TIM_ETR_SetConfig(htim->Instance,
5319 sClearInputConfig->ClearInputPrescaler,
5320 sClearInputConfig->ClearInputPolarity,
5321 sClearInputConfig->ClearInputFilter);
5322 break;
5323 }
5324
5325 default:
5326 status = HAL_ERROR;
5327 break;
5328 }
5329
5330 if (status == HAL_OK)
5331 {
5332 switch (Channel)
5333 {
5334 case TIM_CHANNEL_1:
5335 {
5336 if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
5337 {
5338 /* Enable the OCREF clear feature for Channel 1 */
5339 SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
5340 }
5341 else
5342 {
5343 /* Disable the OCREF clear feature for Channel 1 */
5344 CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
5345 }
5346 break;
5347 }
5348 case TIM_CHANNEL_2:
5349 {
5350 if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
5351 {
5352 /* Enable the OCREF clear feature for Channel 2 */
5353 SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
5354 }
5355 else
5356 {
5357 /* Disable the OCREF clear feature for Channel 2 */
5358 CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
5359 }
5360 break;
5361 }
5362 case TIM_CHANNEL_3:
5363 {
5364 if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
5365 {
5366 /* Enable the OCREF clear feature for Channel 3 */
5367 SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
5368 }
5369 else
5370 {
5371 /* Disable the OCREF clear feature for Channel 3 */
5372 CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
5373 }
5374 break;
5375 }
5376 case TIM_CHANNEL_4:
5377 {
5378 if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
5379 {
5380 /* Enable the OCREF clear feature for Channel 4 */
5381 SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
5382 }
5383 else
5384 {
5385 /* Disable the OCREF clear feature for Channel 4 */
5386 CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
5387 }
5388 break;
5389 }
5390 case TIM_CHANNEL_5:
5391 {
5392 if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
5393 {
5394 /* Enable the OCREF clear feature for Channel 5 */
5395 SET_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC5CE);
5396 }
5397 else
5398 {
5399 /* Disable the OCREF clear feature for Channel 5 */
5400 CLEAR_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC5CE);
5401 }
5402 break;
5403 }
5404 case TIM_CHANNEL_6:
5405 {
5406 if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
5407 {
5408 /* Enable the OCREF clear feature for Channel 6 */
5409 SET_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC6CE);
5410 }
5411 else
5412 {
5413 /* Disable the OCREF clear feature for Channel 6 */
5414 CLEAR_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC6CE);
5415 }
5416 break;
5417 }
5418 default:
5419 break;
5420 }
5421 }
5422
5423 htim->State = HAL_TIM_STATE_READY;
5424
5425 __HAL_UNLOCK(htim);
5426
5427 return status;
5428 }
5429
5430 /**
5431 * @brief Configures the clock source to be used
5432 * @param htim TIM handle
5433 * @param sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
5434 * contains the clock source information for the TIM peripheral.
5435 * @retval HAL status
5436 */
HAL_TIM_ConfigClockSource(TIM_HandleTypeDef * htim,const TIM_ClockConfigTypeDef * sClockSourceConfig)5437 HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
5438 {
5439 HAL_StatusTypeDef status = HAL_OK;
5440 uint32_t tmpsmcr;
5441
5442 /* Process Locked */
5443 __HAL_LOCK(htim);
5444
5445 htim->State = HAL_TIM_STATE_BUSY;
5446
5447 /* Check the parameters */
5448 assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
5449
5450 /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
5451 tmpsmcr = htim->Instance->SMCR;
5452 tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
5453 tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
5454 htim->Instance->SMCR = tmpsmcr;
5455
5456 switch (sClockSourceConfig->ClockSource)
5457 {
5458 case TIM_CLOCKSOURCE_INTERNAL:
5459 {
5460 assert_param(IS_TIM_INSTANCE(htim->Instance));
5461 break;
5462 }
5463
5464 case TIM_CLOCKSOURCE_ETRMODE1:
5465 {
5466 /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
5467 assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
5468
5469 /* Check ETR input conditioning related parameters */
5470 assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
5471 assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
5472 assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
5473
5474 /* Configure the ETR Clock source */
5475 TIM_ETR_SetConfig(htim->Instance,
5476 sClockSourceConfig->ClockPrescaler,
5477 sClockSourceConfig->ClockPolarity,
5478 sClockSourceConfig->ClockFilter);
5479
5480 /* Select the External clock mode1 and the ETRF trigger */
5481 tmpsmcr = htim->Instance->SMCR;
5482 tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
5483 /* Write to TIMx SMCR */
5484 htim->Instance->SMCR = tmpsmcr;
5485 break;
5486 }
5487
5488 case TIM_CLOCKSOURCE_ETRMODE2:
5489 {
5490 /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
5491 assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
5492
5493 /* Check ETR input conditioning related parameters */
5494 assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
5495 assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
5496 assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
5497
5498 /* Configure the ETR Clock source */
5499 TIM_ETR_SetConfig(htim->Instance,
5500 sClockSourceConfig->ClockPrescaler,
5501 sClockSourceConfig->ClockPolarity,
5502 sClockSourceConfig->ClockFilter);
5503 /* Enable the External clock mode2 */
5504 htim->Instance->SMCR |= TIM_SMCR_ECE;
5505 break;
5506 }
5507
5508 case TIM_CLOCKSOURCE_TI1:
5509 {
5510 /* Check whether or not the timer instance supports external clock mode 1 */
5511 assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
5512
5513 /* Check TI1 input conditioning related parameters */
5514 assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
5515 assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
5516
5517 TIM_TI1_ConfigInputStage(htim->Instance,
5518 sClockSourceConfig->ClockPolarity,
5519 sClockSourceConfig->ClockFilter);
5520 TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
5521 break;
5522 }
5523
5524 case TIM_CLOCKSOURCE_TI2:
5525 {
5526 /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
5527 assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
5528
5529 /* Check TI2 input conditioning related parameters */
5530 assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
5531 assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
5532
5533 TIM_TI2_ConfigInputStage(htim->Instance,
5534 sClockSourceConfig->ClockPolarity,
5535 sClockSourceConfig->ClockFilter);
5536 TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
5537 break;
5538 }
5539
5540 case TIM_CLOCKSOURCE_TI1ED:
5541 {
5542 /* Check whether or not the timer instance supports external clock mode 1 */
5543 assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
5544
5545 /* Check TI1 input conditioning related parameters */
5546 assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
5547 assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
5548
5549 TIM_TI1_ConfigInputStage(htim->Instance,
5550 sClockSourceConfig->ClockPolarity,
5551 sClockSourceConfig->ClockFilter);
5552 TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
5553 break;
5554 }
5555
5556 case TIM_CLOCKSOURCE_ITR0:
5557 case TIM_CLOCKSOURCE_ITR1:
5558 case TIM_CLOCKSOURCE_ITR2:
5559 case TIM_CLOCKSOURCE_ITR3:
5560 {
5561 /* Check whether or not the timer instance supports internal trigger input */
5562 assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
5563
5564 TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
5565 break;
5566 }
5567
5568 default:
5569 status = HAL_ERROR;
5570 break;
5571 }
5572 htim->State = HAL_TIM_STATE_READY;
5573
5574 __HAL_UNLOCK(htim);
5575
5576 return status;
5577 }
5578
5579 /**
5580 * @brief Selects the signal connected to the TI1 input: direct from CH1_input
5581 * or a XOR combination between CH1_input, CH2_input & CH3_input
5582 * @param htim TIM handle.
5583 * @param TI1_Selection Indicate whether or not channel 1 is connected to the
5584 * output of a XOR gate.
5585 * This parameter can be one of the following values:
5586 * @arg TIM_TI1SELECTION_CH1: The TIMx_CH1 pin is connected to TI1 input
5587 * @arg TIM_TI1SELECTION_XORCOMBINATION: The TIMx_CH1, CH2 and CH3
5588 * pins are connected to the TI1 input (XOR combination)
5589 * @retval HAL status
5590 */
HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef * htim,uint32_t TI1_Selection)5591 HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection)
5592 {
5593 uint32_t tmpcr2;
5594
5595 /* Check the parameters */
5596 assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));
5597 assert_param(IS_TIM_TI1SELECTION(TI1_Selection));
5598
5599 /* Get the TIMx CR2 register value */
5600 tmpcr2 = htim->Instance->CR2;
5601
5602 /* Reset the TI1 selection */
5603 tmpcr2 &= ~TIM_CR2_TI1S;
5604
5605 /* Set the TI1 selection */
5606 tmpcr2 |= TI1_Selection;
5607
5608 /* Write to TIMxCR2 */
5609 htim->Instance->CR2 = tmpcr2;
5610
5611 return HAL_OK;
5612 }
5613
5614 /**
5615 * @brief Configures the TIM in Slave mode
5616 * @param htim TIM handle.
5617 * @param sSlaveConfig pointer to a TIM_SlaveConfigTypeDef structure that
5618 * contains the selected trigger (internal trigger input, filtered
5619 * timer input or external trigger input) and the Slave mode
5620 * (Disable, Reset, Gated, Trigger, External clock mode 1).
5621 * @retval HAL status
5622 */
HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef * htim,const TIM_SlaveConfigTypeDef * sSlaveConfig)5623 HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
5624 {
5625 /* Check the parameters */
5626 assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
5627 assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
5628 assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
5629
5630 __HAL_LOCK(htim);
5631
5632 htim->State = HAL_TIM_STATE_BUSY;
5633
5634 if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
5635 {
5636 htim->State = HAL_TIM_STATE_READY;
5637 __HAL_UNLOCK(htim);
5638 return HAL_ERROR;
5639 }
5640
5641 /* Disable Trigger Interrupt */
5642 __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
5643
5644 /* Disable Trigger DMA request */
5645 __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
5646
5647 htim->State = HAL_TIM_STATE_READY;
5648
5649 __HAL_UNLOCK(htim);
5650
5651 return HAL_OK;
5652 }
5653
5654 /**
5655 * @brief Configures the TIM in Slave mode in interrupt mode
5656 * @param htim TIM handle.
5657 * @param sSlaveConfig pointer to a TIM_SlaveConfigTypeDef structure that
5658 * contains the selected trigger (internal trigger input, filtered
5659 * timer input or external trigger input) and the Slave mode
5660 * (Disable, Reset, Gated, Trigger, External clock mode 1).
5661 * @retval HAL status
5662 */
HAL_TIM_SlaveConfigSynchro_IT(TIM_HandleTypeDef * htim,const TIM_SlaveConfigTypeDef * sSlaveConfig)5663 HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro_IT(TIM_HandleTypeDef *htim,
5664 const TIM_SlaveConfigTypeDef *sSlaveConfig)
5665 {
5666 /* Check the parameters */
5667 assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
5668 assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
5669 assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
5670
5671 __HAL_LOCK(htim);
5672
5673 htim->State = HAL_TIM_STATE_BUSY;
5674
5675 if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
5676 {
5677 htim->State = HAL_TIM_STATE_READY;
5678 __HAL_UNLOCK(htim);
5679 return HAL_ERROR;
5680 }
5681
5682 /* Enable Trigger Interrupt */
5683 __HAL_TIM_ENABLE_IT(htim, TIM_IT_TRIGGER);
5684
5685 /* Disable Trigger DMA request */
5686 __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
5687
5688 htim->State = HAL_TIM_STATE_READY;
5689
5690 __HAL_UNLOCK(htim);
5691
5692 return HAL_OK;
5693 }
5694
5695 /**
5696 * @brief Read the captured value from Capture Compare unit
5697 * @param htim TIM handle.
5698 * @param Channel TIM Channels to be enabled
5699 * This parameter can be one of the following values:
5700 * @arg TIM_CHANNEL_1: TIM Channel 1 selected
5701 * @arg TIM_CHANNEL_2: TIM Channel 2 selected
5702 * @arg TIM_CHANNEL_3: TIM Channel 3 selected
5703 * @arg TIM_CHANNEL_4: TIM Channel 4 selected
5704 * @retval Captured value
5705 */
HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef * htim,uint32_t Channel)5706 uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
5707 {
5708 uint32_t tmpreg = 0U;
5709
5710 switch (Channel)
5711 {
5712 case TIM_CHANNEL_1:
5713 {
5714 /* Check the parameters */
5715 assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
5716
5717 /* Return the capture 1 value */
5718 tmpreg = htim->Instance->CCR1;
5719
5720 break;
5721 }
5722 case TIM_CHANNEL_2:
5723 {
5724 /* Check the parameters */
5725 assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
5726
5727 /* Return the capture 2 value */
5728 tmpreg = htim->Instance->CCR2;
5729
5730 break;
5731 }
5732
5733 case TIM_CHANNEL_3:
5734 {
5735 /* Check the parameters */
5736 assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
5737
5738 /* Return the capture 3 value */
5739 tmpreg = htim->Instance->CCR3;
5740
5741 break;
5742 }
5743
5744 case TIM_CHANNEL_4:
5745 {
5746 /* Check the parameters */
5747 assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
5748
5749 /* Return the capture 4 value */
5750 tmpreg = htim->Instance->CCR4;
5751
5752 break;
5753 }
5754
5755 default:
5756 break;
5757 }
5758
5759 return tmpreg;
5760 }
5761
5762 /**
5763 * @}
5764 */
5765
5766 /** @defgroup TIM_Exported_Functions_Group9 TIM Callbacks functions
5767 * @brief TIM Callbacks functions
5768 *
5769 @verbatim
5770 ==============================================================================
5771 ##### TIM Callbacks functions #####
5772 ==============================================================================
5773 [..]
5774 This section provides TIM callback functions:
5775 (+) TIM Period elapsed callback
5776 (+) TIM Output Compare callback
5777 (+) TIM Input capture callback
5778 (+) TIM Trigger callback
5779 (+) TIM Error callback
5780
5781 @endverbatim
5782 * @{
5783 */
5784
5785 /**
5786 * @brief Period elapsed callback in non-blocking mode
5787 * @param htim TIM handle
5788 * @retval None
5789 */
HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim)5790 __weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
5791 {
5792 /* Prevent unused argument(s) compilation warning */
5793 UNUSED(htim);
5794
5795 /* NOTE : This function should not be modified, when the callback is needed,
5796 the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
5797 */
5798 }
5799
5800 /**
5801 * @brief Period elapsed half complete callback in non-blocking mode
5802 * @param htim TIM handle
5803 * @retval None
5804 */
HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef * htim)5805 __weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
5806 {
5807 /* Prevent unused argument(s) compilation warning */
5808 UNUSED(htim);
5809
5810 /* NOTE : This function should not be modified, when the callback is needed,
5811 the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
5812 */
5813 }
5814
5815 /**
5816 * @brief Output Compare callback in non-blocking mode
5817 * @param htim TIM OC handle
5818 * @retval None
5819 */
HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef * htim)5820 __weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
5821 {
5822 /* Prevent unused argument(s) compilation warning */
5823 UNUSED(htim);
5824
5825 /* NOTE : This function should not be modified, when the callback is needed,
5826 the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
5827 */
5828 }
5829
5830 /**
5831 * @brief Input Capture callback in non-blocking mode
5832 * @param htim TIM IC handle
5833 * @retval None
5834 */
HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef * htim)5835 __weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
5836 {
5837 /* Prevent unused argument(s) compilation warning */
5838 UNUSED(htim);
5839
5840 /* NOTE : This function should not be modified, when the callback is needed,
5841 the HAL_TIM_IC_CaptureCallback could be implemented in the user file
5842 */
5843 }
5844
5845 /**
5846 * @brief Input Capture half complete callback in non-blocking mode
5847 * @param htim TIM IC handle
5848 * @retval None
5849 */
HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef * htim)5850 __weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
5851 {
5852 /* Prevent unused argument(s) compilation warning */
5853 UNUSED(htim);
5854
5855 /* NOTE : This function should not be modified, when the callback is needed,
5856 the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
5857 */
5858 }
5859
5860 /**
5861 * @brief PWM Pulse finished callback in non-blocking mode
5862 * @param htim TIM handle
5863 * @retval None
5864 */
HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef * htim)5865 __weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
5866 {
5867 /* Prevent unused argument(s) compilation warning */
5868 UNUSED(htim);
5869
5870 /* NOTE : This function should not be modified, when the callback is needed,
5871 the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
5872 */
5873 }
5874
5875 /**
5876 * @brief PWM Pulse finished half complete callback in non-blocking mode
5877 * @param htim TIM handle
5878 * @retval None
5879 */
HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef * htim)5880 __weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
5881 {
5882 /* Prevent unused argument(s) compilation warning */
5883 UNUSED(htim);
5884
5885 /* NOTE : This function should not be modified, when the callback is needed,
5886 the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
5887 */
5888 }
5889
5890 /**
5891 * @brief Hall Trigger detection callback in non-blocking mode
5892 * @param htim TIM handle
5893 * @retval None
5894 */
HAL_TIM_TriggerCallback(TIM_HandleTypeDef * htim)5895 __weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
5896 {
5897 /* Prevent unused argument(s) compilation warning */
5898 UNUSED(htim);
5899
5900 /* NOTE : This function should not be modified, when the callback is needed,
5901 the HAL_TIM_TriggerCallback could be implemented in the user file
5902 */
5903 }
5904
5905 /**
5906 * @brief Hall Trigger detection half complete callback in non-blocking mode
5907 * @param htim TIM handle
5908 * @retval None
5909 */
HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef * htim)5910 __weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
5911 {
5912 /* Prevent unused argument(s) compilation warning */
5913 UNUSED(htim);
5914
5915 /* NOTE : This function should not be modified, when the callback is needed,
5916 the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
5917 */
5918 }
5919
5920 /**
5921 * @brief Timer error callback in non-blocking mode
5922 * @param htim TIM handle
5923 * @retval None
5924 */
HAL_TIM_ErrorCallback(TIM_HandleTypeDef * htim)5925 __weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
5926 {
5927 /* Prevent unused argument(s) compilation warning */
5928 UNUSED(htim);
5929
5930 /* NOTE : This function should not be modified, when the callback is needed,
5931 the HAL_TIM_ErrorCallback could be implemented in the user file
5932 */
5933 }
5934
5935 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
5936 /**
5937 * @brief Register a User TIM callback to be used instead of the weak predefined callback
5938 * @param htim tim handle
5939 * @param CallbackID ID of the callback to be registered
5940 * This parameter can be one of the following values:
5941 * @arg @ref HAL_TIM_BASE_MSPINIT_CB_ID Base MspInit Callback ID
5942 * @arg @ref HAL_TIM_BASE_MSPDEINIT_CB_ID Base MspDeInit Callback ID
5943 * @arg @ref HAL_TIM_IC_MSPINIT_CB_ID IC MspInit Callback ID
5944 * @arg @ref HAL_TIM_IC_MSPDEINIT_CB_ID IC MspDeInit Callback ID
5945 * @arg @ref HAL_TIM_OC_MSPINIT_CB_ID OC MspInit Callback ID
5946 * @arg @ref HAL_TIM_OC_MSPDEINIT_CB_ID OC MspDeInit Callback ID
5947 * @arg @ref HAL_TIM_PWM_MSPINIT_CB_ID PWM MspInit Callback ID
5948 * @arg @ref HAL_TIM_PWM_MSPDEINIT_CB_ID PWM MspDeInit Callback ID
5949 * @arg @ref HAL_TIM_ONE_PULSE_MSPINIT_CB_ID One Pulse MspInit Callback ID
5950 * @arg @ref HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID One Pulse MspDeInit Callback ID
5951 * @arg @ref HAL_TIM_ENCODER_MSPINIT_CB_ID Encoder MspInit Callback ID
5952 * @arg @ref HAL_TIM_ENCODER_MSPDEINIT_CB_ID Encoder MspDeInit Callback ID
5953 * @arg @ref HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID Hall Sensor MspInit Callback ID
5954 * @arg @ref HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID Hall Sensor MspDeInit Callback ID
5955 * @arg @ref HAL_TIM_PERIOD_ELAPSED_CB_ID Period Elapsed Callback ID
5956 * @arg @ref HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID Period Elapsed half complete Callback ID
5957 * @arg @ref HAL_TIM_TRIGGER_CB_ID Trigger Callback ID
5958 * @arg @ref HAL_TIM_TRIGGER_HALF_CB_ID Trigger half complete Callback ID
5959 * @arg @ref HAL_TIM_IC_CAPTURE_CB_ID Input Capture Callback ID
5960 * @arg @ref HAL_TIM_IC_CAPTURE_HALF_CB_ID Input Capture half complete Callback ID
5961 * @arg @ref HAL_TIM_OC_DELAY_ELAPSED_CB_ID Output Compare Delay Elapsed Callback ID
5962 * @arg @ref HAL_TIM_PWM_PULSE_FINISHED_CB_ID PWM Pulse Finished Callback ID
5963 * @arg @ref HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID PWM Pulse Finished half complete Callback ID
5964 * @arg @ref HAL_TIM_ERROR_CB_ID Error Callback ID
5965 * @arg @ref HAL_TIM_COMMUTATION_CB_ID Commutation Callback ID
5966 * @arg @ref HAL_TIM_COMMUTATION_HALF_CB_ID Commutation half complete Callback ID
5967 * @arg @ref HAL_TIM_BREAK_CB_ID Break Callback ID
5968 * @arg @ref HAL_TIM_BREAK2_CB_ID Break2 Callback ID
5969 * @param pCallback pointer to the callback function
5970 * @retval status
5971 */
HAL_TIM_RegisterCallback(TIM_HandleTypeDef * htim,HAL_TIM_CallbackIDTypeDef CallbackID,pTIM_CallbackTypeDef pCallback)5972 HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
5973 pTIM_CallbackTypeDef pCallback)
5974 {
5975 HAL_StatusTypeDef status = HAL_OK;
5976
5977 if (pCallback == NULL)
5978 {
5979 return HAL_ERROR;
5980 }
5981
5982 if (htim->State == HAL_TIM_STATE_READY)
5983 {
5984 switch (CallbackID)
5985 {
5986 case HAL_TIM_BASE_MSPINIT_CB_ID :
5987 htim->Base_MspInitCallback = pCallback;
5988 break;
5989
5990 case HAL_TIM_BASE_MSPDEINIT_CB_ID :
5991 htim->Base_MspDeInitCallback = pCallback;
5992 break;
5993
5994 case HAL_TIM_IC_MSPINIT_CB_ID :
5995 htim->IC_MspInitCallback = pCallback;
5996 break;
5997
5998 case HAL_TIM_IC_MSPDEINIT_CB_ID :
5999 htim->IC_MspDeInitCallback = pCallback;
6000 break;
6001
6002 case HAL_TIM_OC_MSPINIT_CB_ID :
6003 htim->OC_MspInitCallback = pCallback;
6004 break;
6005
6006 case HAL_TIM_OC_MSPDEINIT_CB_ID :
6007 htim->OC_MspDeInitCallback = pCallback;
6008 break;
6009
6010 case HAL_TIM_PWM_MSPINIT_CB_ID :
6011 htim->PWM_MspInitCallback = pCallback;
6012 break;
6013
6014 case HAL_TIM_PWM_MSPDEINIT_CB_ID :
6015 htim->PWM_MspDeInitCallback = pCallback;
6016 break;
6017
6018 case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
6019 htim->OnePulse_MspInitCallback = pCallback;
6020 break;
6021
6022 case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
6023 htim->OnePulse_MspDeInitCallback = pCallback;
6024 break;
6025
6026 case HAL_TIM_ENCODER_MSPINIT_CB_ID :
6027 htim->Encoder_MspInitCallback = pCallback;
6028 break;
6029
6030 case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
6031 htim->Encoder_MspDeInitCallback = pCallback;
6032 break;
6033
6034 case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
6035 htim->HallSensor_MspInitCallback = pCallback;
6036 break;
6037
6038 case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
6039 htim->HallSensor_MspDeInitCallback = pCallback;
6040 break;
6041
6042 case HAL_TIM_PERIOD_ELAPSED_CB_ID :
6043 htim->PeriodElapsedCallback = pCallback;
6044 break;
6045
6046 case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
6047 htim->PeriodElapsedHalfCpltCallback = pCallback;
6048 break;
6049
6050 case HAL_TIM_TRIGGER_CB_ID :
6051 htim->TriggerCallback = pCallback;
6052 break;
6053
6054 case HAL_TIM_TRIGGER_HALF_CB_ID :
6055 htim->TriggerHalfCpltCallback = pCallback;
6056 break;
6057
6058 case HAL_TIM_IC_CAPTURE_CB_ID :
6059 htim->IC_CaptureCallback = pCallback;
6060 break;
6061
6062 case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
6063 htim->IC_CaptureHalfCpltCallback = pCallback;
6064 break;
6065
6066 case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
6067 htim->OC_DelayElapsedCallback = pCallback;
6068 break;
6069
6070 case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
6071 htim->PWM_PulseFinishedCallback = pCallback;
6072 break;
6073
6074 case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
6075 htim->PWM_PulseFinishedHalfCpltCallback = pCallback;
6076 break;
6077
6078 case HAL_TIM_ERROR_CB_ID :
6079 htim->ErrorCallback = pCallback;
6080 break;
6081
6082 case HAL_TIM_COMMUTATION_CB_ID :
6083 htim->CommutationCallback = pCallback;
6084 break;
6085
6086 case HAL_TIM_COMMUTATION_HALF_CB_ID :
6087 htim->CommutationHalfCpltCallback = pCallback;
6088 break;
6089
6090 case HAL_TIM_BREAK_CB_ID :
6091 htim->BreakCallback = pCallback;
6092 break;
6093
6094 case HAL_TIM_BREAK2_CB_ID :
6095 htim->Break2Callback = pCallback;
6096 break;
6097
6098 default :
6099 /* Return error status */
6100 status = HAL_ERROR;
6101 break;
6102 }
6103 }
6104 else if (htim->State == HAL_TIM_STATE_RESET)
6105 {
6106 switch (CallbackID)
6107 {
6108 case HAL_TIM_BASE_MSPINIT_CB_ID :
6109 htim->Base_MspInitCallback = pCallback;
6110 break;
6111
6112 case HAL_TIM_BASE_MSPDEINIT_CB_ID :
6113 htim->Base_MspDeInitCallback = pCallback;
6114 break;
6115
6116 case HAL_TIM_IC_MSPINIT_CB_ID :
6117 htim->IC_MspInitCallback = pCallback;
6118 break;
6119
6120 case HAL_TIM_IC_MSPDEINIT_CB_ID :
6121 htim->IC_MspDeInitCallback = pCallback;
6122 break;
6123
6124 case HAL_TIM_OC_MSPINIT_CB_ID :
6125 htim->OC_MspInitCallback = pCallback;
6126 break;
6127
6128 case HAL_TIM_OC_MSPDEINIT_CB_ID :
6129 htim->OC_MspDeInitCallback = pCallback;
6130 break;
6131
6132 case HAL_TIM_PWM_MSPINIT_CB_ID :
6133 htim->PWM_MspInitCallback = pCallback;
6134 break;
6135
6136 case HAL_TIM_PWM_MSPDEINIT_CB_ID :
6137 htim->PWM_MspDeInitCallback = pCallback;
6138 break;
6139
6140 case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
6141 htim->OnePulse_MspInitCallback = pCallback;
6142 break;
6143
6144 case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
6145 htim->OnePulse_MspDeInitCallback = pCallback;
6146 break;
6147
6148 case HAL_TIM_ENCODER_MSPINIT_CB_ID :
6149 htim->Encoder_MspInitCallback = pCallback;
6150 break;
6151
6152 case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
6153 htim->Encoder_MspDeInitCallback = pCallback;
6154 break;
6155
6156 case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
6157 htim->HallSensor_MspInitCallback = pCallback;
6158 break;
6159
6160 case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
6161 htim->HallSensor_MspDeInitCallback = pCallback;
6162 break;
6163
6164 default :
6165 /* Return error status */
6166 status = HAL_ERROR;
6167 break;
6168 }
6169 }
6170 else
6171 {
6172 /* Return error status */
6173 status = HAL_ERROR;
6174 }
6175
6176 return status;
6177 }
6178
6179 /**
6180 * @brief Unregister a TIM callback
6181 * TIM callback is redirected to the weak predefined callback
6182 * @param htim tim handle
6183 * @param CallbackID ID of the callback to be unregistered
6184 * This parameter can be one of the following values:
6185 * @arg @ref HAL_TIM_BASE_MSPINIT_CB_ID Base MspInit Callback ID
6186 * @arg @ref HAL_TIM_BASE_MSPDEINIT_CB_ID Base MspDeInit Callback ID
6187 * @arg @ref HAL_TIM_IC_MSPINIT_CB_ID IC MspInit Callback ID
6188 * @arg @ref HAL_TIM_IC_MSPDEINIT_CB_ID IC MspDeInit Callback ID
6189 * @arg @ref HAL_TIM_OC_MSPINIT_CB_ID OC MspInit Callback ID
6190 * @arg @ref HAL_TIM_OC_MSPDEINIT_CB_ID OC MspDeInit Callback ID
6191 * @arg @ref HAL_TIM_PWM_MSPINIT_CB_ID PWM MspInit Callback ID
6192 * @arg @ref HAL_TIM_PWM_MSPDEINIT_CB_ID PWM MspDeInit Callback ID
6193 * @arg @ref HAL_TIM_ONE_PULSE_MSPINIT_CB_ID One Pulse MspInit Callback ID
6194 * @arg @ref HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID One Pulse MspDeInit Callback ID
6195 * @arg @ref HAL_TIM_ENCODER_MSPINIT_CB_ID Encoder MspInit Callback ID
6196 * @arg @ref HAL_TIM_ENCODER_MSPDEINIT_CB_ID Encoder MspDeInit Callback ID
6197 * @arg @ref HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID Hall Sensor MspInit Callback ID
6198 * @arg @ref HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID Hall Sensor MspDeInit Callback ID
6199 * @arg @ref HAL_TIM_PERIOD_ELAPSED_CB_ID Period Elapsed Callback ID
6200 * @arg @ref HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID Period Elapsed half complete Callback ID
6201 * @arg @ref HAL_TIM_TRIGGER_CB_ID Trigger Callback ID
6202 * @arg @ref HAL_TIM_TRIGGER_HALF_CB_ID Trigger half complete Callback ID
6203 * @arg @ref HAL_TIM_IC_CAPTURE_CB_ID Input Capture Callback ID
6204 * @arg @ref HAL_TIM_IC_CAPTURE_HALF_CB_ID Input Capture half complete Callback ID
6205 * @arg @ref HAL_TIM_OC_DELAY_ELAPSED_CB_ID Output Compare Delay Elapsed Callback ID
6206 * @arg @ref HAL_TIM_PWM_PULSE_FINISHED_CB_ID PWM Pulse Finished Callback ID
6207 * @arg @ref HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID PWM Pulse Finished half complete Callback ID
6208 * @arg @ref HAL_TIM_ERROR_CB_ID Error Callback ID
6209 * @arg @ref HAL_TIM_COMMUTATION_CB_ID Commutation Callback ID
6210 * @arg @ref HAL_TIM_COMMUTATION_HALF_CB_ID Commutation half complete Callback ID
6211 * @arg @ref HAL_TIM_BREAK_CB_ID Break Callback ID
6212 * @arg @ref HAL_TIM_BREAK2_CB_ID Break2 Callback ID
6213 * @retval status
6214 */
HAL_TIM_UnRegisterCallback(TIM_HandleTypeDef * htim,HAL_TIM_CallbackIDTypeDef CallbackID)6215 HAL_StatusTypeDef HAL_TIM_UnRegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID)
6216 {
6217 HAL_StatusTypeDef status = HAL_OK;
6218
6219 if (htim->State == HAL_TIM_STATE_READY)
6220 {
6221 switch (CallbackID)
6222 {
6223 case HAL_TIM_BASE_MSPINIT_CB_ID :
6224 /* Legacy weak Base MspInit Callback */
6225 htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
6226 break;
6227
6228 case HAL_TIM_BASE_MSPDEINIT_CB_ID :
6229 /* Legacy weak Base Msp DeInit Callback */
6230 htim->Base_MspDeInitCallback = HAL_TIM_Base_MspDeInit;
6231 break;
6232
6233 case HAL_TIM_IC_MSPINIT_CB_ID :
6234 /* Legacy weak IC Msp Init Callback */
6235 htim->IC_MspInitCallback = HAL_TIM_IC_MspInit;
6236 break;
6237
6238 case HAL_TIM_IC_MSPDEINIT_CB_ID :
6239 /* Legacy weak IC Msp DeInit Callback */
6240 htim->IC_MspDeInitCallback = HAL_TIM_IC_MspDeInit;
6241 break;
6242
6243 case HAL_TIM_OC_MSPINIT_CB_ID :
6244 /* Legacy weak OC Msp Init Callback */
6245 htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
6246 break;
6247
6248 case HAL_TIM_OC_MSPDEINIT_CB_ID :
6249 /* Legacy weak OC Msp DeInit Callback */
6250 htim->OC_MspDeInitCallback = HAL_TIM_OC_MspDeInit;
6251 break;
6252
6253 case HAL_TIM_PWM_MSPINIT_CB_ID :
6254 /* Legacy weak PWM Msp Init Callback */
6255 htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
6256 break;
6257
6258 case HAL_TIM_PWM_MSPDEINIT_CB_ID :
6259 /* Legacy weak PWM Msp DeInit Callback */
6260 htim->PWM_MspDeInitCallback = HAL_TIM_PWM_MspDeInit;
6261 break;
6262
6263 case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
6264 /* Legacy weak One Pulse Msp Init Callback */
6265 htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
6266 break;
6267
6268 case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
6269 /* Legacy weak One Pulse Msp DeInit Callback */
6270 htim->OnePulse_MspDeInitCallback = HAL_TIM_OnePulse_MspDeInit;
6271 break;
6272
6273 case HAL_TIM_ENCODER_MSPINIT_CB_ID :
6274 /* Legacy weak Encoder Msp Init Callback */
6275 htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
6276 break;
6277
6278 case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
6279 /* Legacy weak Encoder Msp DeInit Callback */
6280 htim->Encoder_MspDeInitCallback = HAL_TIM_Encoder_MspDeInit;
6281 break;
6282
6283 case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
6284 /* Legacy weak Hall Sensor Msp Init Callback */
6285 htim->HallSensor_MspInitCallback = HAL_TIMEx_HallSensor_MspInit;
6286 break;
6287
6288 case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
6289 /* Legacy weak Hall Sensor Msp DeInit Callback */
6290 htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit;
6291 break;
6292
6293 case HAL_TIM_PERIOD_ELAPSED_CB_ID :
6294 /* Legacy weak Period Elapsed Callback */
6295 htim->PeriodElapsedCallback = HAL_TIM_PeriodElapsedCallback;
6296 break;
6297
6298 case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
6299 /* Legacy weak Period Elapsed half complete Callback */
6300 htim->PeriodElapsedHalfCpltCallback = HAL_TIM_PeriodElapsedHalfCpltCallback;
6301 break;
6302
6303 case HAL_TIM_TRIGGER_CB_ID :
6304 /* Legacy weak Trigger Callback */
6305 htim->TriggerCallback = HAL_TIM_TriggerCallback;
6306 break;
6307
6308 case HAL_TIM_TRIGGER_HALF_CB_ID :
6309 /* Legacy weak Trigger half complete Callback */
6310 htim->TriggerHalfCpltCallback = HAL_TIM_TriggerHalfCpltCallback;
6311 break;
6312
6313 case HAL_TIM_IC_CAPTURE_CB_ID :
6314 /* Legacy weak IC Capture Callback */
6315 htim->IC_CaptureCallback = HAL_TIM_IC_CaptureCallback;
6316 break;
6317
6318 case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
6319 /* Legacy weak IC Capture half complete Callback */
6320 htim->IC_CaptureHalfCpltCallback = HAL_TIM_IC_CaptureHalfCpltCallback;
6321 break;
6322
6323 case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
6324 /* Legacy weak OC Delay Elapsed Callback */
6325 htim->OC_DelayElapsedCallback = HAL_TIM_OC_DelayElapsedCallback;
6326 break;
6327
6328 case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
6329 /* Legacy weak PWM Pulse Finished Callback */
6330 htim->PWM_PulseFinishedCallback = HAL_TIM_PWM_PulseFinishedCallback;
6331 break;
6332
6333 case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
6334 /* Legacy weak PWM Pulse Finished half complete Callback */
6335 htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
6336 break;
6337
6338 case HAL_TIM_ERROR_CB_ID :
6339 /* Legacy weak Error Callback */
6340 htim->ErrorCallback = HAL_TIM_ErrorCallback;
6341 break;
6342
6343 case HAL_TIM_COMMUTATION_CB_ID :
6344 /* Legacy weak Commutation Callback */
6345 htim->CommutationCallback = HAL_TIMEx_CommutCallback;
6346 break;
6347
6348 case HAL_TIM_COMMUTATION_HALF_CB_ID :
6349 /* Legacy weak Commutation half complete Callback */
6350 htim->CommutationHalfCpltCallback = HAL_TIMEx_CommutHalfCpltCallback;
6351 break;
6352
6353 case HAL_TIM_BREAK_CB_ID :
6354 /* Legacy weak Break Callback */
6355 htim->BreakCallback = HAL_TIMEx_BreakCallback;
6356 break;
6357
6358 case HAL_TIM_BREAK2_CB_ID :
6359 /* Legacy weak Break2 Callback */
6360 htim->Break2Callback = HAL_TIMEx_Break2Callback;
6361 break;
6362
6363 default :
6364 /* Return error status */
6365 status = HAL_ERROR;
6366 break;
6367 }
6368 }
6369 else if (htim->State == HAL_TIM_STATE_RESET)
6370 {
6371 switch (CallbackID)
6372 {
6373 case HAL_TIM_BASE_MSPINIT_CB_ID :
6374 /* Legacy weak Base MspInit Callback */
6375 htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
6376 break;
6377
6378 case HAL_TIM_BASE_MSPDEINIT_CB_ID :
6379 /* Legacy weak Base Msp DeInit Callback */
6380 htim->Base_MspDeInitCallback = HAL_TIM_Base_MspDeInit;
6381 break;
6382
6383 case HAL_TIM_IC_MSPINIT_CB_ID :
6384 /* Legacy weak IC Msp Init Callback */
6385 htim->IC_MspInitCallback = HAL_TIM_IC_MspInit;
6386 break;
6387
6388 case HAL_TIM_IC_MSPDEINIT_CB_ID :
6389 /* Legacy weak IC Msp DeInit Callback */
6390 htim->IC_MspDeInitCallback = HAL_TIM_IC_MspDeInit;
6391 break;
6392
6393 case HAL_TIM_OC_MSPINIT_CB_ID :
6394 /* Legacy weak OC Msp Init Callback */
6395 htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
6396 break;
6397
6398 case HAL_TIM_OC_MSPDEINIT_CB_ID :
6399 /* Legacy weak OC Msp DeInit Callback */
6400 htim->OC_MspDeInitCallback = HAL_TIM_OC_MspDeInit;
6401 break;
6402
6403 case HAL_TIM_PWM_MSPINIT_CB_ID :
6404 /* Legacy weak PWM Msp Init Callback */
6405 htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
6406 break;
6407
6408 case HAL_TIM_PWM_MSPDEINIT_CB_ID :
6409 /* Legacy weak PWM Msp DeInit Callback */
6410 htim->PWM_MspDeInitCallback = HAL_TIM_PWM_MspDeInit;
6411 break;
6412
6413 case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
6414 /* Legacy weak One Pulse Msp Init Callback */
6415 htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
6416 break;
6417
6418 case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
6419 /* Legacy weak One Pulse Msp DeInit Callback */
6420 htim->OnePulse_MspDeInitCallback = HAL_TIM_OnePulse_MspDeInit;
6421 break;
6422
6423 case HAL_TIM_ENCODER_MSPINIT_CB_ID :
6424 /* Legacy weak Encoder Msp Init Callback */
6425 htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
6426 break;
6427
6428 case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
6429 /* Legacy weak Encoder Msp DeInit Callback */
6430 htim->Encoder_MspDeInitCallback = HAL_TIM_Encoder_MspDeInit;
6431 break;
6432
6433 case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
6434 /* Legacy weak Hall Sensor Msp Init Callback */
6435 htim->HallSensor_MspInitCallback = HAL_TIMEx_HallSensor_MspInit;
6436 break;
6437
6438 case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
6439 /* Legacy weak Hall Sensor Msp DeInit Callback */
6440 htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit;
6441 break;
6442
6443 default :
6444 /* Return error status */
6445 status = HAL_ERROR;
6446 break;
6447 }
6448 }
6449 else
6450 {
6451 /* Return error status */
6452 status = HAL_ERROR;
6453 }
6454
6455 return status;
6456 }
6457 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
6458
6459 /**
6460 * @}
6461 */
6462
6463 /** @defgroup TIM_Exported_Functions_Group10 TIM Peripheral State functions
6464 * @brief TIM Peripheral State functions
6465 *
6466 @verbatim
6467 ==============================================================================
6468 ##### Peripheral State functions #####
6469 ==============================================================================
6470 [..]
6471 This subsection permits to get in run-time the status of the peripheral
6472 and the data flow.
6473
6474 @endverbatim
6475 * @{
6476 */
6477
6478 /**
6479 * @brief Return the TIM Base handle state.
6480 * @param htim TIM Base handle
6481 * @retval HAL state
6482 */
HAL_TIM_Base_GetState(const TIM_HandleTypeDef * htim)6483 HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(const TIM_HandleTypeDef *htim)
6484 {
6485 return htim->State;
6486 }
6487
6488 /**
6489 * @brief Return the TIM OC handle state.
6490 * @param htim TIM Output Compare handle
6491 * @retval HAL state
6492 */
HAL_TIM_OC_GetState(const TIM_HandleTypeDef * htim)6493 HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(const TIM_HandleTypeDef *htim)
6494 {
6495 return htim->State;
6496 }
6497
6498 /**
6499 * @brief Return the TIM PWM handle state.
6500 * @param htim TIM handle
6501 * @retval HAL state
6502 */
HAL_TIM_PWM_GetState(const TIM_HandleTypeDef * htim)6503 HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(const TIM_HandleTypeDef *htim)
6504 {
6505 return htim->State;
6506 }
6507
6508 /**
6509 * @brief Return the TIM Input Capture handle state.
6510 * @param htim TIM IC handle
6511 * @retval HAL state
6512 */
HAL_TIM_IC_GetState(const TIM_HandleTypeDef * htim)6513 HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(const TIM_HandleTypeDef *htim)
6514 {
6515 return htim->State;
6516 }
6517
6518 /**
6519 * @brief Return the TIM One Pulse Mode handle state.
6520 * @param htim TIM OPM handle
6521 * @retval HAL state
6522 */
HAL_TIM_OnePulse_GetState(const TIM_HandleTypeDef * htim)6523 HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(const TIM_HandleTypeDef *htim)
6524 {
6525 return htim->State;
6526 }
6527
6528 /**
6529 * @brief Return the TIM Encoder Mode handle state.
6530 * @param htim TIM Encoder Interface handle
6531 * @retval HAL state
6532 */
HAL_TIM_Encoder_GetState(const TIM_HandleTypeDef * htim)6533 HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(const TIM_HandleTypeDef *htim)
6534 {
6535 return htim->State;
6536 }
6537
6538 /**
6539 * @brief Return the TIM Encoder Mode handle state.
6540 * @param htim TIM handle
6541 * @retval Active channel
6542 */
HAL_TIM_GetActiveChannel(const TIM_HandleTypeDef * htim)6543 HAL_TIM_ActiveChannel HAL_TIM_GetActiveChannel(const TIM_HandleTypeDef *htim)
6544 {
6545 return htim->Channel;
6546 }
6547
6548 /**
6549 * @brief Return actual state of the TIM channel.
6550 * @param htim TIM handle
6551 * @param Channel TIM Channel
6552 * This parameter can be one of the following values:
6553 * @arg TIM_CHANNEL_1: TIM Channel 1
6554 * @arg TIM_CHANNEL_2: TIM Channel 2
6555 * @arg TIM_CHANNEL_3: TIM Channel 3
6556 * @arg TIM_CHANNEL_4: TIM Channel 4
6557 * @arg TIM_CHANNEL_5: TIM Channel 5
6558 * @arg TIM_CHANNEL_6: TIM Channel 6
6559 * @retval TIM Channel state
6560 */
HAL_TIM_GetChannelState(const TIM_HandleTypeDef * htim,uint32_t Channel)6561 HAL_TIM_ChannelStateTypeDef HAL_TIM_GetChannelState(const TIM_HandleTypeDef *htim, uint32_t Channel)
6562 {
6563 HAL_TIM_ChannelStateTypeDef channel_state;
6564
6565 /* Check the parameters */
6566 assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
6567
6568 channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
6569
6570 return channel_state;
6571 }
6572
6573 /**
6574 * @brief Return actual state of a DMA burst operation.
6575 * @param htim TIM handle
6576 * @retval DMA burst state
6577 */
HAL_TIM_DMABurstState(const TIM_HandleTypeDef * htim)6578 HAL_TIM_DMABurstStateTypeDef HAL_TIM_DMABurstState(const TIM_HandleTypeDef *htim)
6579 {
6580 /* Check the parameters */
6581 assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
6582
6583 return htim->DMABurstState;
6584 }
6585
6586 /**
6587 * @}
6588 */
6589
6590 /**
6591 * @}
6592 */
6593
6594 /** @defgroup TIM_Private_Functions TIM Private Functions
6595 * @{
6596 */
6597
6598 /**
6599 * @brief TIM DMA error callback
6600 * @param hdma pointer to DMA handle.
6601 * @retval None
6602 */
TIM_DMAError(DMA_HandleTypeDef * hdma)6603 void TIM_DMAError(DMA_HandleTypeDef *hdma)
6604 {
6605 TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
6606
6607 if (hdma == htim->hdma[TIM_DMA_ID_CC1])
6608 {
6609 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
6610 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
6611 }
6612 else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
6613 {
6614 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
6615 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
6616 }
6617 else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
6618 {
6619 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
6620 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
6621 }
6622 else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
6623 {
6624 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
6625 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
6626 }
6627 else
6628 {
6629 htim->State = HAL_TIM_STATE_READY;
6630 }
6631
6632 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
6633 htim->ErrorCallback(htim);
6634 #else
6635 HAL_TIM_ErrorCallback(htim);
6636 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
6637
6638 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
6639 }
6640
6641 /**
6642 * @brief TIM DMA Delay Pulse complete callback.
6643 * @param hdma pointer to DMA handle.
6644 * @retval None
6645 */
TIM_DMADelayPulseCplt(DMA_HandleTypeDef * hdma)6646 static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
6647 {
6648 TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
6649
6650 if (hdma == htim->hdma[TIM_DMA_ID_CC1])
6651 {
6652 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
6653
6654 if (hdma->Init.Mode == DMA_NORMAL)
6655 {
6656 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
6657 }
6658 }
6659 else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
6660 {
6661 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
6662
6663 if (hdma->Init.Mode == DMA_NORMAL)
6664 {
6665 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
6666 }
6667 }
6668 else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
6669 {
6670 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
6671
6672 if (hdma->Init.Mode == DMA_NORMAL)
6673 {
6674 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
6675 }
6676 }
6677 else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
6678 {
6679 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
6680
6681 if (hdma->Init.Mode == DMA_NORMAL)
6682 {
6683 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
6684 }
6685 }
6686 else
6687 {
6688 /* nothing to do */
6689 }
6690
6691 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
6692 htim->PWM_PulseFinishedCallback(htim);
6693 #else
6694 HAL_TIM_PWM_PulseFinishedCallback(htim);
6695 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
6696
6697 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
6698 }
6699
6700 /**
6701 * @brief TIM DMA Delay Pulse half complete callback.
6702 * @param hdma pointer to DMA handle.
6703 * @retval None
6704 */
TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef * hdma)6705 void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
6706 {
6707 TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
6708
6709 if (hdma == htim->hdma[TIM_DMA_ID_CC1])
6710 {
6711 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
6712 }
6713 else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
6714 {
6715 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
6716 }
6717 else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
6718 {
6719 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
6720 }
6721 else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
6722 {
6723 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
6724 }
6725 else
6726 {
6727 /* nothing to do */
6728 }
6729
6730 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
6731 htim->PWM_PulseFinishedHalfCpltCallback(htim);
6732 #else
6733 HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
6734 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
6735
6736 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
6737 }
6738
6739 /**
6740 * @brief TIM DMA Capture complete callback.
6741 * @param hdma pointer to DMA handle.
6742 * @retval None
6743 */
TIM_DMACaptureCplt(DMA_HandleTypeDef * hdma)6744 void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
6745 {
6746 TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
6747
6748 if (hdma == htim->hdma[TIM_DMA_ID_CC1])
6749 {
6750 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
6751
6752 if (hdma->Init.Mode == DMA_NORMAL)
6753 {
6754 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
6755 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
6756 }
6757 }
6758 else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
6759 {
6760 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
6761
6762 if (hdma->Init.Mode == DMA_NORMAL)
6763 {
6764 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
6765 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
6766 }
6767 }
6768 else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
6769 {
6770 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
6771
6772 if (hdma->Init.Mode == DMA_NORMAL)
6773 {
6774 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
6775 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
6776 }
6777 }
6778 else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
6779 {
6780 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
6781
6782 if (hdma->Init.Mode == DMA_NORMAL)
6783 {
6784 TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
6785 TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
6786 }
6787 }
6788 else
6789 {
6790 /* nothing to do */
6791 }
6792
6793 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
6794 htim->IC_CaptureCallback(htim);
6795 #else
6796 HAL_TIM_IC_CaptureCallback(htim);
6797 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
6798
6799 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
6800 }
6801
6802 /**
6803 * @brief TIM DMA Capture half complete callback.
6804 * @param hdma pointer to DMA handle.
6805 * @retval None
6806 */
TIM_DMACaptureHalfCplt(DMA_HandleTypeDef * hdma)6807 void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
6808 {
6809 TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
6810
6811 if (hdma == htim->hdma[TIM_DMA_ID_CC1])
6812 {
6813 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
6814 }
6815 else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
6816 {
6817 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
6818 }
6819 else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
6820 {
6821 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
6822 }
6823 else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
6824 {
6825 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
6826 }
6827 else
6828 {
6829 /* nothing to do */
6830 }
6831
6832 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
6833 htim->IC_CaptureHalfCpltCallback(htim);
6834 #else
6835 HAL_TIM_IC_CaptureHalfCpltCallback(htim);
6836 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
6837
6838 htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
6839 }
6840
6841 /**
6842 * @brief TIM DMA Period Elapse complete callback.
6843 * @param hdma pointer to DMA handle.
6844 * @retval None
6845 */
TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef * hdma)6846 static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma)
6847 {
6848 TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
6849
6850 if (htim->hdma[TIM_DMA_ID_UPDATE]->Init.Mode == DMA_NORMAL)
6851 {
6852 htim->State = HAL_TIM_STATE_READY;
6853 }
6854
6855 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
6856 htim->PeriodElapsedCallback(htim);
6857 #else
6858 HAL_TIM_PeriodElapsedCallback(htim);
6859 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
6860 }
6861
6862 /**
6863 * @brief TIM DMA Period Elapse half complete callback.
6864 * @param hdma pointer to DMA handle.
6865 * @retval None
6866 */
TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef * hdma)6867 static void TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef *hdma)
6868 {
6869 TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
6870
6871 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
6872 htim->PeriodElapsedHalfCpltCallback(htim);
6873 #else
6874 HAL_TIM_PeriodElapsedHalfCpltCallback(htim);
6875 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
6876 }
6877
6878 /**
6879 * @brief TIM DMA Trigger callback.
6880 * @param hdma pointer to DMA handle.
6881 * @retval None
6882 */
TIM_DMATriggerCplt(DMA_HandleTypeDef * hdma)6883 static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma)
6884 {
6885 TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
6886
6887 if (htim->hdma[TIM_DMA_ID_TRIGGER]->Init.Mode == DMA_NORMAL)
6888 {
6889 htim->State = HAL_TIM_STATE_READY;
6890 }
6891
6892 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
6893 htim->TriggerCallback(htim);
6894 #else
6895 HAL_TIM_TriggerCallback(htim);
6896 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
6897 }
6898
6899 /**
6900 * @brief TIM DMA Trigger half complete callback.
6901 * @param hdma pointer to DMA handle.
6902 * @retval None
6903 */
TIM_DMATriggerHalfCplt(DMA_HandleTypeDef * hdma)6904 static void TIM_DMATriggerHalfCplt(DMA_HandleTypeDef *hdma)
6905 {
6906 TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
6907
6908 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
6909 htim->TriggerHalfCpltCallback(htim);
6910 #else
6911 HAL_TIM_TriggerHalfCpltCallback(htim);
6912 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
6913 }
6914
6915 /**
6916 * @brief Time Base configuration
6917 * @param TIMx TIM peripheral
6918 * @param Structure TIM Base configuration structure
6919 * @retval None
6920 */
TIM_Base_SetConfig(TIM_TypeDef * TIMx,const TIM_Base_InitTypeDef * Structure)6921 void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
6922 {
6923 uint32_t tmpcr1;
6924 tmpcr1 = TIMx->CR1;
6925
6926 /* Set TIM Time Base Unit parameters ---------------------------------------*/
6927 if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
6928 {
6929 /* Select the Counter Mode */
6930 tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
6931 tmpcr1 |= Structure->CounterMode;
6932 }
6933
6934 if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
6935 {
6936 /* Set the clock division */
6937 tmpcr1 &= ~TIM_CR1_CKD;
6938 tmpcr1 |= (uint32_t)Structure->ClockDivision;
6939 }
6940
6941 /* Set the auto-reload preload */
6942 MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
6943
6944 TIMx->CR1 = tmpcr1;
6945
6946 /* Set the Autoreload value */
6947 TIMx->ARR = (uint32_t)Structure->Period ;
6948
6949 /* Set the Prescaler value */
6950 TIMx->PSC = Structure->Prescaler;
6951
6952 if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
6953 {
6954 /* Set the Repetition Counter value */
6955 TIMx->RCR = Structure->RepetitionCounter;
6956 }
6957
6958 /* Generate an update event to reload the Prescaler
6959 and the repetition counter (only for advanced timer) value immediately */
6960 TIMx->EGR = TIM_EGR_UG;
6961 }
6962
6963 /**
6964 * @brief Timer Output Compare 1 configuration
6965 * @param TIMx to select the TIM peripheral
6966 * @param OC_Config The output configuration structure
6967 * @retval None
6968 */
TIM_OC1_SetConfig(TIM_TypeDef * TIMx,const TIM_OC_InitTypeDef * OC_Config)6969 static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
6970 {
6971 uint32_t tmpccmrx;
6972 uint32_t tmpccer;
6973 uint32_t tmpcr2;
6974
6975 /* Disable the Channel 1: Reset the CC1E Bit */
6976 TIMx->CCER &= ~TIM_CCER_CC1E;
6977
6978 /* Get the TIMx CCER register value */
6979 tmpccer = TIMx->CCER;
6980 /* Get the TIMx CR2 register value */
6981 tmpcr2 = TIMx->CR2;
6982
6983 /* Get the TIMx CCMR1 register value */
6984 tmpccmrx = TIMx->CCMR1;
6985
6986 /* Reset the Output Compare Mode Bits */
6987 tmpccmrx &= ~TIM_CCMR1_OC1M;
6988 tmpccmrx &= ~TIM_CCMR1_CC1S;
6989 /* Select the Output Compare Mode */
6990 tmpccmrx |= OC_Config->OCMode;
6991
6992 /* Reset the Output Polarity level */
6993 tmpccer &= ~TIM_CCER_CC1P;
6994 /* Set the Output Compare Polarity */
6995 tmpccer |= OC_Config->OCPolarity;
6996
6997 if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
6998 {
6999 /* Check parameters */
7000 assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
7001
7002 /* Reset the Output N Polarity level */
7003 tmpccer &= ~TIM_CCER_CC1NP;
7004 /* Set the Output N Polarity */
7005 tmpccer |= OC_Config->OCNPolarity;
7006 /* Reset the Output N State */
7007 tmpccer &= ~TIM_CCER_CC1NE;
7008 }
7009
7010 if (IS_TIM_BREAK_INSTANCE(TIMx))
7011 {
7012 /* Check parameters */
7013 assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
7014 assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
7015
7016 /* Reset the Output Compare and Output Compare N IDLE State */
7017 tmpcr2 &= ~TIM_CR2_OIS1;
7018 tmpcr2 &= ~TIM_CR2_OIS1N;
7019 /* Set the Output Idle state */
7020 tmpcr2 |= OC_Config->OCIdleState;
7021 /* Set the Output N Idle state */
7022 tmpcr2 |= OC_Config->OCNIdleState;
7023 }
7024
7025 /* Write to TIMx CR2 */
7026 TIMx->CR2 = tmpcr2;
7027
7028 /* Write to TIMx CCMR1 */
7029 TIMx->CCMR1 = tmpccmrx;
7030
7031 /* Set the Capture Compare Register value */
7032 TIMx->CCR1 = OC_Config->Pulse;
7033
7034 /* Write to TIMx CCER */
7035 TIMx->CCER = tmpccer;
7036 }
7037
7038 /**
7039 * @brief Timer Output Compare 2 configuration
7040 * @param TIMx to select the TIM peripheral
7041 * @param OC_Config The output configuration structure
7042 * @retval None
7043 */
TIM_OC2_SetConfig(TIM_TypeDef * TIMx,const TIM_OC_InitTypeDef * OC_Config)7044 void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
7045 {
7046 uint32_t tmpccmrx;
7047 uint32_t tmpccer;
7048 uint32_t tmpcr2;
7049
7050 /* Disable the Channel 2: Reset the CC2E Bit */
7051 TIMx->CCER &= ~TIM_CCER_CC2E;
7052
7053 /* Get the TIMx CCER register value */
7054 tmpccer = TIMx->CCER;
7055 /* Get the TIMx CR2 register value */
7056 tmpcr2 = TIMx->CR2;
7057
7058 /* Get the TIMx CCMR1 register value */
7059 tmpccmrx = TIMx->CCMR1;
7060
7061 /* Reset the Output Compare mode and Capture/Compare selection Bits */
7062 tmpccmrx &= ~TIM_CCMR1_OC2M;
7063 tmpccmrx &= ~TIM_CCMR1_CC2S;
7064
7065 /* Select the Output Compare Mode */
7066 tmpccmrx |= (OC_Config->OCMode << 8U);
7067
7068 /* Reset the Output Polarity level */
7069 tmpccer &= ~TIM_CCER_CC2P;
7070 /* Set the Output Compare Polarity */
7071 tmpccer |= (OC_Config->OCPolarity << 4U);
7072
7073 if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
7074 {
7075 assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
7076
7077 /* Reset the Output N Polarity level */
7078 tmpccer &= ~TIM_CCER_CC2NP;
7079 /* Set the Output N Polarity */
7080 tmpccer |= (OC_Config->OCNPolarity << 4U);
7081 /* Reset the Output N State */
7082 tmpccer &= ~TIM_CCER_CC2NE;
7083
7084 }
7085
7086 if (IS_TIM_BREAK_INSTANCE(TIMx))
7087 {
7088 /* Check parameters */
7089 assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
7090 assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
7091
7092 /* Reset the Output Compare and Output Compare N IDLE State */
7093 tmpcr2 &= ~TIM_CR2_OIS2;
7094 tmpcr2 &= ~TIM_CR2_OIS2N;
7095 /* Set the Output Idle state */
7096 tmpcr2 |= (OC_Config->OCIdleState << 2U);
7097 /* Set the Output N Idle state */
7098 tmpcr2 |= (OC_Config->OCNIdleState << 2U);
7099 }
7100
7101 /* Write to TIMx CR2 */
7102 TIMx->CR2 = tmpcr2;
7103
7104 /* Write to TIMx CCMR1 */
7105 TIMx->CCMR1 = tmpccmrx;
7106
7107 /* Set the Capture Compare Register value */
7108 TIMx->CCR2 = OC_Config->Pulse;
7109
7110 /* Write to TIMx CCER */
7111 TIMx->CCER = tmpccer;
7112 }
7113
7114 /**
7115 * @brief Timer Output Compare 3 configuration
7116 * @param TIMx to select the TIM peripheral
7117 * @param OC_Config The output configuration structure
7118 * @retval None
7119 */
TIM_OC3_SetConfig(TIM_TypeDef * TIMx,const TIM_OC_InitTypeDef * OC_Config)7120 static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
7121 {
7122 uint32_t tmpccmrx;
7123 uint32_t tmpccer;
7124 uint32_t tmpcr2;
7125
7126 /* Disable the Channel 3: Reset the CC2E Bit */
7127 TIMx->CCER &= ~TIM_CCER_CC3E;
7128
7129 /* Get the TIMx CCER register value */
7130 tmpccer = TIMx->CCER;
7131 /* Get the TIMx CR2 register value */
7132 tmpcr2 = TIMx->CR2;
7133
7134 /* Get the TIMx CCMR2 register value */
7135 tmpccmrx = TIMx->CCMR2;
7136
7137 /* Reset the Output Compare mode and Capture/Compare selection Bits */
7138 tmpccmrx &= ~TIM_CCMR2_OC3M;
7139 tmpccmrx &= ~TIM_CCMR2_CC3S;
7140 /* Select the Output Compare Mode */
7141 tmpccmrx |= OC_Config->OCMode;
7142
7143 /* Reset the Output Polarity level */
7144 tmpccer &= ~TIM_CCER_CC3P;
7145 /* Set the Output Compare Polarity */
7146 tmpccer |= (OC_Config->OCPolarity << 8U);
7147
7148 if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
7149 {
7150 assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
7151
7152 /* Reset the Output N Polarity level */
7153 tmpccer &= ~TIM_CCER_CC3NP;
7154 /* Set the Output N Polarity */
7155 tmpccer |= (OC_Config->OCNPolarity << 8U);
7156 /* Reset the Output N State */
7157 tmpccer &= ~TIM_CCER_CC3NE;
7158 }
7159
7160 if (IS_TIM_BREAK_INSTANCE(TIMx))
7161 {
7162 /* Check parameters */
7163 assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
7164 assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
7165
7166 /* Reset the Output Compare and Output Compare N IDLE State */
7167 tmpcr2 &= ~TIM_CR2_OIS3;
7168 tmpcr2 &= ~TIM_CR2_OIS3N;
7169 /* Set the Output Idle state */
7170 tmpcr2 |= (OC_Config->OCIdleState << 4U);
7171 /* Set the Output N Idle state */
7172 tmpcr2 |= (OC_Config->OCNIdleState << 4U);
7173 }
7174
7175 /* Write to TIMx CR2 */
7176 TIMx->CR2 = tmpcr2;
7177
7178 /* Write to TIMx CCMR2 */
7179 TIMx->CCMR2 = tmpccmrx;
7180
7181 /* Set the Capture Compare Register value */
7182 TIMx->CCR3 = OC_Config->Pulse;
7183
7184 /* Write to TIMx CCER */
7185 TIMx->CCER = tmpccer;
7186 }
7187
7188 /**
7189 * @brief Timer Output Compare 4 configuration
7190 * @param TIMx to select the TIM peripheral
7191 * @param OC_Config The output configuration structure
7192 * @retval None
7193 */
TIM_OC4_SetConfig(TIM_TypeDef * TIMx,const TIM_OC_InitTypeDef * OC_Config)7194 static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
7195 {
7196 uint32_t tmpccmrx;
7197 uint32_t tmpccer;
7198 uint32_t tmpcr2;
7199
7200 /* Disable the Channel 4: Reset the CC4E Bit */
7201 TIMx->CCER &= ~TIM_CCER_CC4E;
7202
7203 /* Get the TIMx CCER register value */
7204 tmpccer = TIMx->CCER;
7205 /* Get the TIMx CR2 register value */
7206 tmpcr2 = TIMx->CR2;
7207
7208 /* Get the TIMx CCMR2 register value */
7209 tmpccmrx = TIMx->CCMR2;
7210
7211 /* Reset the Output Compare mode and Capture/Compare selection Bits */
7212 tmpccmrx &= ~TIM_CCMR2_OC4M;
7213 tmpccmrx &= ~TIM_CCMR2_CC4S;
7214
7215 /* Select the Output Compare Mode */
7216 tmpccmrx |= (OC_Config->OCMode << 8U);
7217
7218 /* Reset the Output Polarity level */
7219 tmpccer &= ~TIM_CCER_CC4P;
7220 /* Set the Output Compare Polarity */
7221 tmpccer |= (OC_Config->OCPolarity << 12U);
7222
7223 if (IS_TIM_BREAK_INSTANCE(TIMx))
7224 {
7225 /* Check parameters */
7226 assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
7227
7228 /* Reset the Output Compare IDLE State */
7229 tmpcr2 &= ~TIM_CR2_OIS4;
7230
7231 /* Set the Output Idle state */
7232 tmpcr2 |= (OC_Config->OCIdleState << 6U);
7233 }
7234
7235 /* Write to TIMx CR2 */
7236 TIMx->CR2 = tmpcr2;
7237
7238 /* Write to TIMx CCMR2 */
7239 TIMx->CCMR2 = tmpccmrx;
7240
7241 /* Set the Capture Compare Register value */
7242 TIMx->CCR4 = OC_Config->Pulse;
7243
7244 /* Write to TIMx CCER */
7245 TIMx->CCER = tmpccer;
7246 }
7247
7248 /**
7249 * @brief Timer Output Compare 5 configuration
7250 * @param TIMx to select the TIM peripheral
7251 * @param OC_Config The output configuration structure
7252 * @retval None
7253 */
TIM_OC5_SetConfig(TIM_TypeDef * TIMx,const TIM_OC_InitTypeDef * OC_Config)7254 static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
7255 const TIM_OC_InitTypeDef *OC_Config)
7256 {
7257 uint32_t tmpccmrx;
7258 uint32_t tmpccer;
7259 uint32_t tmpcr2;
7260
7261 /* Disable the output: Reset the CCxE Bit */
7262 TIMx->CCER &= ~TIM_CCER_CC5E;
7263
7264 /* Get the TIMx CCER register value */
7265 tmpccer = TIMx->CCER;
7266 /* Get the TIMx CR2 register value */
7267 tmpcr2 = TIMx->CR2;
7268 /* Get the TIMx CCMR1 register value */
7269 tmpccmrx = TIMx->CCMR3;
7270
7271 /* Reset the Output Compare Mode Bits */
7272 tmpccmrx &= ~(TIM_CCMR3_OC5M);
7273 /* Select the Output Compare Mode */
7274 tmpccmrx |= OC_Config->OCMode;
7275
7276 /* Reset the Output Polarity level */
7277 tmpccer &= ~TIM_CCER_CC5P;
7278 /* Set the Output Compare Polarity */
7279 tmpccer |= (OC_Config->OCPolarity << 16U);
7280
7281 if (IS_TIM_BREAK_INSTANCE(TIMx))
7282 {
7283 /* Reset the Output Compare IDLE State */
7284 tmpcr2 &= ~TIM_CR2_OIS5;
7285 /* Set the Output Idle state */
7286 tmpcr2 |= (OC_Config->OCIdleState << 8U);
7287 }
7288 /* Write to TIMx CR2 */
7289 TIMx->CR2 = tmpcr2;
7290
7291 /* Write to TIMx CCMR3 */
7292 TIMx->CCMR3 = tmpccmrx;
7293
7294 /* Set the Capture Compare Register value */
7295 TIMx->CCR5 = OC_Config->Pulse;
7296
7297 /* Write to TIMx CCER */
7298 TIMx->CCER = tmpccer;
7299 }
7300
7301 /**
7302 * @brief Timer Output Compare 6 configuration
7303 * @param TIMx to select the TIM peripheral
7304 * @param OC_Config The output configuration structure
7305 * @retval None
7306 */
TIM_OC6_SetConfig(TIM_TypeDef * TIMx,const TIM_OC_InitTypeDef * OC_Config)7307 static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
7308 const TIM_OC_InitTypeDef *OC_Config)
7309 {
7310 uint32_t tmpccmrx;
7311 uint32_t tmpccer;
7312 uint32_t tmpcr2;
7313
7314 /* Disable the output: Reset the CCxE Bit */
7315 TIMx->CCER &= ~TIM_CCER_CC6E;
7316
7317 /* Get the TIMx CCER register value */
7318 tmpccer = TIMx->CCER;
7319 /* Get the TIMx CR2 register value */
7320 tmpcr2 = TIMx->CR2;
7321 /* Get the TIMx CCMR1 register value */
7322 tmpccmrx = TIMx->CCMR3;
7323
7324 /* Reset the Output Compare Mode Bits */
7325 tmpccmrx &= ~(TIM_CCMR3_OC6M);
7326 /* Select the Output Compare Mode */
7327 tmpccmrx |= (OC_Config->OCMode << 8U);
7328
7329 /* Reset the Output Polarity level */
7330 tmpccer &= (uint32_t)~TIM_CCER_CC6P;
7331 /* Set the Output Compare Polarity */
7332 tmpccer |= (OC_Config->OCPolarity << 20U);
7333
7334 if (IS_TIM_BREAK_INSTANCE(TIMx))
7335 {
7336 /* Reset the Output Compare IDLE State */
7337 tmpcr2 &= ~TIM_CR2_OIS6;
7338 /* Set the Output Idle state */
7339 tmpcr2 |= (OC_Config->OCIdleState << 10U);
7340 }
7341
7342 /* Write to TIMx CR2 */
7343 TIMx->CR2 = tmpcr2;
7344
7345 /* Write to TIMx CCMR3 */
7346 TIMx->CCMR3 = tmpccmrx;
7347
7348 /* Set the Capture Compare Register value */
7349 TIMx->CCR6 = OC_Config->Pulse;
7350
7351 /* Write to TIMx CCER */
7352 TIMx->CCER = tmpccer;
7353 }
7354
7355 /**
7356 * @brief Slave Timer configuration function
7357 * @param htim TIM handle
7358 * @param sSlaveConfig Slave timer configuration
7359 * @retval None
7360 */
TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef * htim,const TIM_SlaveConfigTypeDef * sSlaveConfig)7361 static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
7362 const TIM_SlaveConfigTypeDef *sSlaveConfig)
7363 {
7364 HAL_StatusTypeDef status = HAL_OK;
7365 uint32_t tmpsmcr;
7366 uint32_t tmpccmr1;
7367 uint32_t tmpccer;
7368
7369 /* Get the TIMx SMCR register value */
7370 tmpsmcr = htim->Instance->SMCR;
7371
7372 /* Reset the Trigger Selection Bits */
7373 tmpsmcr &= ~TIM_SMCR_TS;
7374 /* Set the Input Trigger source */
7375 tmpsmcr |= sSlaveConfig->InputTrigger;
7376
7377 /* Reset the slave mode Bits */
7378 tmpsmcr &= ~TIM_SMCR_SMS;
7379 /* Set the slave mode */
7380 tmpsmcr |= sSlaveConfig->SlaveMode;
7381
7382 /* Write to TIMx SMCR */
7383 htim->Instance->SMCR = tmpsmcr;
7384
7385 /* Configure the trigger prescaler, filter, and polarity */
7386 switch (sSlaveConfig->InputTrigger)
7387 {
7388 case TIM_TS_ETRF:
7389 {
7390 /* Check the parameters */
7391 assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
7392 assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
7393 assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
7394 assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
7395 /* Configure the ETR Trigger source */
7396 TIM_ETR_SetConfig(htim->Instance,
7397 sSlaveConfig->TriggerPrescaler,
7398 sSlaveConfig->TriggerPolarity,
7399 sSlaveConfig->TriggerFilter);
7400 break;
7401 }
7402
7403 case TIM_TS_TI1F_ED:
7404 {
7405 /* Check the parameters */
7406 assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
7407 assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
7408
7409 if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
7410 {
7411 return HAL_ERROR;
7412 }
7413
7414 /* Disable the Channel 1: Reset the CC1E Bit */
7415 tmpccer = htim->Instance->CCER;
7416 htim->Instance->CCER &= ~TIM_CCER_CC1E;
7417 tmpccmr1 = htim->Instance->CCMR1;
7418
7419 /* Set the filter */
7420 tmpccmr1 &= ~TIM_CCMR1_IC1F;
7421 tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
7422
7423 /* Write to TIMx CCMR1 and CCER registers */
7424 htim->Instance->CCMR1 = tmpccmr1;
7425 htim->Instance->CCER = tmpccer;
7426 break;
7427 }
7428
7429 case TIM_TS_TI1FP1:
7430 {
7431 /* Check the parameters */
7432 assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
7433 assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
7434 assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
7435
7436 /* Configure TI1 Filter and Polarity */
7437 TIM_TI1_ConfigInputStage(htim->Instance,
7438 sSlaveConfig->TriggerPolarity,
7439 sSlaveConfig->TriggerFilter);
7440 break;
7441 }
7442
7443 case TIM_TS_TI2FP2:
7444 {
7445 /* Check the parameters */
7446 assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
7447 assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
7448 assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
7449
7450 /* Configure TI2 Filter and Polarity */
7451 TIM_TI2_ConfigInputStage(htim->Instance,
7452 sSlaveConfig->TriggerPolarity,
7453 sSlaveConfig->TriggerFilter);
7454 break;
7455 }
7456
7457 case TIM_TS_ITR0:
7458 case TIM_TS_ITR1:
7459 case TIM_TS_ITR2:
7460 case TIM_TS_ITR3:
7461 {
7462 /* Check the parameter */
7463 assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
7464 break;
7465 }
7466
7467 default:
7468 status = HAL_ERROR;
7469 break;
7470 }
7471
7472 return status;
7473 }
7474
7475 /**
7476 * @brief Configure the TI1 as Input.
7477 * @param TIMx to select the TIM peripheral.
7478 * @param TIM_ICPolarity The Input Polarity.
7479 * This parameter can be one of the following values:
7480 * @arg TIM_ICPOLARITY_RISING
7481 * @arg TIM_ICPOLARITY_FALLING
7482 * @arg TIM_ICPOLARITY_BOTHEDGE
7483 * @param TIM_ICSelection specifies the input to be used.
7484 * This parameter can be one of the following values:
7485 * @arg TIM_ICSELECTION_DIRECTTI: TIM Input 1 is selected to be connected to IC1.
7486 * @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 1 is selected to be connected to IC2.
7487 * @arg TIM_ICSELECTION_TRC: TIM Input 1 is selected to be connected to TRC.
7488 * @param TIM_ICFilter Specifies the Input Capture Filter.
7489 * This parameter must be a value between 0x00 and 0x0F.
7490 * @retval None
7491 * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI2FP1
7492 * (on channel2 path) is used as the input signal. Therefore CCMR1 must be
7493 * protected against un-initialized filter and polarity values.
7494 */
TIM_TI1_SetConfig(TIM_TypeDef * TIMx,uint32_t TIM_ICPolarity,uint32_t TIM_ICSelection,uint32_t TIM_ICFilter)7495 void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
7496 uint32_t TIM_ICFilter)
7497 {
7498 uint32_t tmpccmr1;
7499 uint32_t tmpccer;
7500
7501 /* Disable the Channel 1: Reset the CC1E Bit */
7502 TIMx->CCER &= ~TIM_CCER_CC1E;
7503 tmpccmr1 = TIMx->CCMR1;
7504 tmpccer = TIMx->CCER;
7505
7506 /* Select the Input */
7507 if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
7508 {
7509 tmpccmr1 &= ~TIM_CCMR1_CC1S;
7510 tmpccmr1 |= TIM_ICSelection;
7511 }
7512 else
7513 {
7514 tmpccmr1 |= TIM_CCMR1_CC1S_0;
7515 }
7516
7517 /* Set the filter */
7518 tmpccmr1 &= ~TIM_CCMR1_IC1F;
7519 tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
7520
7521 /* Select the Polarity and set the CC1E Bit */
7522 tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
7523 tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
7524
7525 /* Write to TIMx CCMR1 and CCER registers */
7526 TIMx->CCMR1 = tmpccmr1;
7527 TIMx->CCER = tmpccer;
7528 }
7529
7530 /**
7531 * @brief Configure the Polarity and Filter for TI1.
7532 * @param TIMx to select the TIM peripheral.
7533 * @param TIM_ICPolarity The Input Polarity.
7534 * This parameter can be one of the following values:
7535 * @arg TIM_ICPOLARITY_RISING
7536 * @arg TIM_ICPOLARITY_FALLING
7537 * @arg TIM_ICPOLARITY_BOTHEDGE
7538 * @param TIM_ICFilter Specifies the Input Capture Filter.
7539 * This parameter must be a value between 0x00 and 0x0F.
7540 * @retval None
7541 */
TIM_TI1_ConfigInputStage(TIM_TypeDef * TIMx,uint32_t TIM_ICPolarity,uint32_t TIM_ICFilter)7542 static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
7543 {
7544 uint32_t tmpccmr1;
7545 uint32_t tmpccer;
7546
7547 /* Disable the Channel 1: Reset the CC1E Bit */
7548 tmpccer = TIMx->CCER;
7549 TIMx->CCER &= ~TIM_CCER_CC1E;
7550 tmpccmr1 = TIMx->CCMR1;
7551
7552 /* Set the filter */
7553 tmpccmr1 &= ~TIM_CCMR1_IC1F;
7554 tmpccmr1 |= (TIM_ICFilter << 4U);
7555
7556 /* Select the Polarity and set the CC1E Bit */
7557 tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
7558 tmpccer |= TIM_ICPolarity;
7559
7560 /* Write to TIMx CCMR1 and CCER registers */
7561 TIMx->CCMR1 = tmpccmr1;
7562 TIMx->CCER = tmpccer;
7563 }
7564
7565 /**
7566 * @brief Configure the TI2 as Input.
7567 * @param TIMx to select the TIM peripheral
7568 * @param TIM_ICPolarity The Input Polarity.
7569 * This parameter can be one of the following values:
7570 * @arg TIM_ICPOLARITY_RISING
7571 * @arg TIM_ICPOLARITY_FALLING
7572 * @arg TIM_ICPOLARITY_BOTHEDGE
7573 * @param TIM_ICSelection specifies the input to be used.
7574 * This parameter can be one of the following values:
7575 * @arg TIM_ICSELECTION_DIRECTTI: TIM Input 2 is selected to be connected to IC2.
7576 * @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 2 is selected to be connected to IC1.
7577 * @arg TIM_ICSELECTION_TRC: TIM Input 2 is selected to be connected to TRC.
7578 * @param TIM_ICFilter Specifies the Input Capture Filter.
7579 * This parameter must be a value between 0x00 and 0x0F.
7580 * @retval None
7581 * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI1FP2
7582 * (on channel1 path) is used as the input signal. Therefore CCMR1 must be
7583 * protected against un-initialized filter and polarity values.
7584 */
TIM_TI2_SetConfig(TIM_TypeDef * TIMx,uint32_t TIM_ICPolarity,uint32_t TIM_ICSelection,uint32_t TIM_ICFilter)7585 static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
7586 uint32_t TIM_ICFilter)
7587 {
7588 uint32_t tmpccmr1;
7589 uint32_t tmpccer;
7590
7591 /* Disable the Channel 2: Reset the CC2E Bit */
7592 TIMx->CCER &= ~TIM_CCER_CC2E;
7593 tmpccmr1 = TIMx->CCMR1;
7594 tmpccer = TIMx->CCER;
7595
7596 /* Select the Input */
7597 tmpccmr1 &= ~TIM_CCMR1_CC2S;
7598 tmpccmr1 |= (TIM_ICSelection << 8U);
7599
7600 /* Set the filter */
7601 tmpccmr1 &= ~TIM_CCMR1_IC2F;
7602 tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
7603
7604 /* Select the Polarity and set the CC2E Bit */
7605 tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
7606 tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
7607
7608 /* Write to TIMx CCMR1 and CCER registers */
7609 TIMx->CCMR1 = tmpccmr1 ;
7610 TIMx->CCER = tmpccer;
7611 }
7612
7613 /**
7614 * @brief Configure the Polarity and Filter for TI2.
7615 * @param TIMx to select the TIM peripheral.
7616 * @param TIM_ICPolarity The Input Polarity.
7617 * This parameter can be one of the following values:
7618 * @arg TIM_ICPOLARITY_RISING
7619 * @arg TIM_ICPOLARITY_FALLING
7620 * @arg TIM_ICPOLARITY_BOTHEDGE
7621 * @param TIM_ICFilter Specifies the Input Capture Filter.
7622 * This parameter must be a value between 0x00 and 0x0F.
7623 * @retval None
7624 */
TIM_TI2_ConfigInputStage(TIM_TypeDef * TIMx,uint32_t TIM_ICPolarity,uint32_t TIM_ICFilter)7625 static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
7626 {
7627 uint32_t tmpccmr1;
7628 uint32_t tmpccer;
7629
7630 /* Disable the Channel 2: Reset the CC2E Bit */
7631 TIMx->CCER &= ~TIM_CCER_CC2E;
7632 tmpccmr1 = TIMx->CCMR1;
7633 tmpccer = TIMx->CCER;
7634
7635 /* Set the filter */
7636 tmpccmr1 &= ~TIM_CCMR1_IC2F;
7637 tmpccmr1 |= (TIM_ICFilter << 12U);
7638
7639 /* Select the Polarity and set the CC2E Bit */
7640 tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
7641 tmpccer |= (TIM_ICPolarity << 4U);
7642
7643 /* Write to TIMx CCMR1 and CCER registers */
7644 TIMx->CCMR1 = tmpccmr1 ;
7645 TIMx->CCER = tmpccer;
7646 }
7647
7648 /**
7649 * @brief Configure the TI3 as Input.
7650 * @param TIMx to select the TIM peripheral
7651 * @param TIM_ICPolarity The Input Polarity.
7652 * This parameter can be one of the following values:
7653 * @arg TIM_ICPOLARITY_RISING
7654 * @arg TIM_ICPOLARITY_FALLING
7655 * @arg TIM_ICPOLARITY_BOTHEDGE
7656 * @param TIM_ICSelection specifies the input to be used.
7657 * This parameter can be one of the following values:
7658 * @arg TIM_ICSELECTION_DIRECTTI: TIM Input 3 is selected to be connected to IC3.
7659 * @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 3 is selected to be connected to IC4.
7660 * @arg TIM_ICSELECTION_TRC: TIM Input 3 is selected to be connected to TRC.
7661 * @param TIM_ICFilter Specifies the Input Capture Filter.
7662 * This parameter must be a value between 0x00 and 0x0F.
7663 * @retval None
7664 * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI3FP4
7665 * (on channel1 path) is used as the input signal. Therefore CCMR2 must be
7666 * protected against un-initialized filter and polarity values.
7667 */
TIM_TI3_SetConfig(TIM_TypeDef * TIMx,uint32_t TIM_ICPolarity,uint32_t TIM_ICSelection,uint32_t TIM_ICFilter)7668 static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
7669 uint32_t TIM_ICFilter)
7670 {
7671 uint32_t tmpccmr2;
7672 uint32_t tmpccer;
7673
7674 /* Disable the Channel 3: Reset the CC3E Bit */
7675 TIMx->CCER &= ~TIM_CCER_CC3E;
7676 tmpccmr2 = TIMx->CCMR2;
7677 tmpccer = TIMx->CCER;
7678
7679 /* Select the Input */
7680 tmpccmr2 &= ~TIM_CCMR2_CC3S;
7681 tmpccmr2 |= TIM_ICSelection;
7682
7683 /* Set the filter */
7684 tmpccmr2 &= ~TIM_CCMR2_IC3F;
7685 tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
7686
7687 /* Select the Polarity and set the CC3E Bit */
7688 tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
7689 tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
7690
7691 /* Write to TIMx CCMR2 and CCER registers */
7692 TIMx->CCMR2 = tmpccmr2;
7693 TIMx->CCER = tmpccer;
7694 }
7695
7696 /**
7697 * @brief Configure the TI4 as Input.
7698 * @param TIMx to select the TIM peripheral
7699 * @param TIM_ICPolarity The Input Polarity.
7700 * This parameter can be one of the following values:
7701 * @arg TIM_ICPOLARITY_RISING
7702 * @arg TIM_ICPOLARITY_FALLING
7703 * @arg TIM_ICPOLARITY_BOTHEDGE
7704 * @param TIM_ICSelection specifies the input to be used.
7705 * This parameter can be one of the following values:
7706 * @arg TIM_ICSELECTION_DIRECTTI: TIM Input 4 is selected to be connected to IC4.
7707 * @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 4 is selected to be connected to IC3.
7708 * @arg TIM_ICSELECTION_TRC: TIM Input 4 is selected to be connected to TRC.
7709 * @param TIM_ICFilter Specifies the Input Capture Filter.
7710 * This parameter must be a value between 0x00 and 0x0F.
7711 * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI4FP3
7712 * (on channel1 path) is used as the input signal. Therefore CCMR2 must be
7713 * protected against un-initialized filter and polarity values.
7714 * @retval None
7715 */
TIM_TI4_SetConfig(TIM_TypeDef * TIMx,uint32_t TIM_ICPolarity,uint32_t TIM_ICSelection,uint32_t TIM_ICFilter)7716 static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
7717 uint32_t TIM_ICFilter)
7718 {
7719 uint32_t tmpccmr2;
7720 uint32_t tmpccer;
7721
7722 /* Disable the Channel 4: Reset the CC4E Bit */
7723 TIMx->CCER &= ~TIM_CCER_CC4E;
7724 tmpccmr2 = TIMx->CCMR2;
7725 tmpccer = TIMx->CCER;
7726
7727 /* Select the Input */
7728 tmpccmr2 &= ~TIM_CCMR2_CC4S;
7729 tmpccmr2 |= (TIM_ICSelection << 8U);
7730
7731 /* Set the filter */
7732 tmpccmr2 &= ~TIM_CCMR2_IC4F;
7733 tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
7734
7735 /* Select the Polarity and set the CC4E Bit */
7736 tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
7737 tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
7738
7739 /* Write to TIMx CCMR2 and CCER registers */
7740 TIMx->CCMR2 = tmpccmr2;
7741 TIMx->CCER = tmpccer ;
7742 }
7743
7744 /**
7745 * @brief Selects the Input Trigger source
7746 * @param TIMx to select the TIM peripheral
7747 * @param InputTriggerSource The Input Trigger source.
7748 * This parameter can be one of the following values:
7749 * @arg TIM_TS_ITR0: Internal Trigger 0
7750 * @arg TIM_TS_ITR1: Internal Trigger 1
7751 * @arg TIM_TS_ITR2: Internal Trigger 2
7752 * @arg TIM_TS_ITR3: Internal Trigger 3
7753 * @arg TIM_TS_TI1F_ED: TI1 Edge Detector
7754 * @arg TIM_TS_TI1FP1: Filtered Timer Input 1
7755 * @arg TIM_TS_TI2FP2: Filtered Timer Input 2
7756 * @arg TIM_TS_ETRF: External Trigger input
7757 * @retval None
7758 */
TIM_ITRx_SetConfig(TIM_TypeDef * TIMx,uint32_t InputTriggerSource)7759 static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
7760 {
7761 uint32_t tmpsmcr;
7762
7763 /* Get the TIMx SMCR register value */
7764 tmpsmcr = TIMx->SMCR;
7765 /* Reset the TS Bits */
7766 tmpsmcr &= ~TIM_SMCR_TS;
7767 /* Set the Input Trigger source and the slave mode*/
7768 tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
7769 /* Write to TIMx SMCR */
7770 TIMx->SMCR = tmpsmcr;
7771 }
7772 /**
7773 * @brief Configures the TIMx External Trigger (ETR).
7774 * @param TIMx to select the TIM peripheral
7775 * @param TIM_ExtTRGPrescaler The external Trigger Prescaler.
7776 * This parameter can be one of the following values:
7777 * @arg TIM_ETRPRESCALER_DIV1: ETRP Prescaler OFF.
7778 * @arg TIM_ETRPRESCALER_DIV2: ETRP frequency divided by 2.
7779 * @arg TIM_ETRPRESCALER_DIV4: ETRP frequency divided by 4.
7780 * @arg TIM_ETRPRESCALER_DIV8: ETRP frequency divided by 8.
7781 * @param TIM_ExtTRGPolarity The external Trigger Polarity.
7782 * This parameter can be one of the following values:
7783 * @arg TIM_ETRPOLARITY_INVERTED: active low or falling edge active.
7784 * @arg TIM_ETRPOLARITY_NONINVERTED: active high or rising edge active.
7785 * @param ExtTRGFilter External Trigger Filter.
7786 * This parameter must be a value between 0x00 and 0x0F
7787 * @retval None
7788 */
TIM_ETR_SetConfig(TIM_TypeDef * TIMx,uint32_t TIM_ExtTRGPrescaler,uint32_t TIM_ExtTRGPolarity,uint32_t ExtTRGFilter)7789 void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
7790 uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
7791 {
7792 uint32_t tmpsmcr;
7793
7794 tmpsmcr = TIMx->SMCR;
7795
7796 /* Reset the ETR Bits */
7797 tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
7798
7799 /* Set the Prescaler, the Filter value and the Polarity */
7800 tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
7801
7802 /* Write to TIMx SMCR */
7803 TIMx->SMCR = tmpsmcr;
7804 }
7805
7806 /**
7807 * @brief Enables or disables the TIM Capture Compare Channel x.
7808 * @param TIMx to select the TIM peripheral
7809 * @param Channel specifies the TIM Channel
7810 * This parameter can be one of the following values:
7811 * @arg TIM_CHANNEL_1: TIM Channel 1
7812 * @arg TIM_CHANNEL_2: TIM Channel 2
7813 * @arg TIM_CHANNEL_3: TIM Channel 3
7814 * @arg TIM_CHANNEL_4: TIM Channel 4
7815 * @arg TIM_CHANNEL_5: TIM Channel 5 selected
7816 * @arg TIM_CHANNEL_6: TIM Channel 6 selected
7817 * @param ChannelState specifies the TIM Channel CCxE bit new state.
7818 * This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
7819 * @retval None
7820 */
TIM_CCxChannelCmd(TIM_TypeDef * TIMx,uint32_t Channel,uint32_t ChannelState)7821 void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
7822 {
7823 uint32_t tmp;
7824
7825 /* Check the parameters */
7826 assert_param(IS_TIM_CC1_INSTANCE(TIMx));
7827 assert_param(IS_TIM_CHANNELS(Channel));
7828
7829 tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
7830
7831 /* Reset the CCxE Bit */
7832 TIMx->CCER &= ~tmp;
7833
7834 /* Set or reset the CCxE Bit */
7835 TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
7836 }
7837
7838 #if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
7839 /**
7840 * @brief Reset interrupt callbacks to the legacy weak callbacks.
7841 * @param htim pointer to a TIM_HandleTypeDef structure that contains
7842 * the configuration information for TIM module.
7843 * @retval None
7844 */
TIM_ResetCallback(TIM_HandleTypeDef * htim)7845 void TIM_ResetCallback(TIM_HandleTypeDef *htim)
7846 {
7847 /* Reset the TIM callback to the legacy weak callbacks */
7848 htim->PeriodElapsedCallback = HAL_TIM_PeriodElapsedCallback;
7849 htim->PeriodElapsedHalfCpltCallback = HAL_TIM_PeriodElapsedHalfCpltCallback;
7850 htim->TriggerCallback = HAL_TIM_TriggerCallback;
7851 htim->TriggerHalfCpltCallback = HAL_TIM_TriggerHalfCpltCallback;
7852 htim->IC_CaptureCallback = HAL_TIM_IC_CaptureCallback;
7853 htim->IC_CaptureHalfCpltCallback = HAL_TIM_IC_CaptureHalfCpltCallback;
7854 htim->OC_DelayElapsedCallback = HAL_TIM_OC_DelayElapsedCallback;
7855 htim->PWM_PulseFinishedCallback = HAL_TIM_PWM_PulseFinishedCallback;
7856 htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
7857 htim->ErrorCallback = HAL_TIM_ErrorCallback;
7858 htim->CommutationCallback = HAL_TIMEx_CommutCallback;
7859 htim->CommutationHalfCpltCallback = HAL_TIMEx_CommutHalfCpltCallback;
7860 htim->BreakCallback = HAL_TIMEx_BreakCallback;
7861 htim->Break2Callback = HAL_TIMEx_Break2Callback;
7862 }
7863 #endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
7864
7865 /**
7866 * @}
7867 */
7868
7869 #endif /* HAL_TIM_MODULE_ENABLED */
7870 /**
7871 * @}
7872 */
7873
7874 /**
7875 * @}
7876 */
7877
