Home
last modified time | relevance | path

Searched refs:_CMU_DPLLCTRL_REFSEL_CLKIN0 (Results 1 – 25 of 80) sorted by relevance

1234

/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32MG12P/Include/
Defr32mg12p_cmu.h666 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
670 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32JG12B/Include/
Defm32jg12b_cmu.h666 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
670 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32PG12B/Include/
Defm32pg12b_cmu.h666 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
670 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32FG13P/Include/
Defr32fg13p_cmu.h673 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
677 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32BG13P/Include/
Defr32bg13p_cmu.h673 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
677 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
Defr32bg13p732f512gm32.h2668 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
2672 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
Defr32bg13p732f512gm48.h2668 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
2672 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
Defr32bg13p733f512gm48.h2668 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
2672 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
Defr32bg13p532f512gm48.h2668 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
2672 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
Defr32bg13p632f512gm32.h2668 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
2672 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
Defr32bg13p632f512gm48.h2668 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
2672 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
Defr32bg13p632f512im32.h2668 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
2672 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
Defr32bg13p632f512im48.h2668 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
2672 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
Defr32bg13p532f512gm32.h2668 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
2672 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_cmu.h766 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
771 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
Defm32gg12b390f1024gl112.h4602 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
4607 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
Defm32gg12b390f512gl112.h4602 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
4607 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
Defm32gg12b530f512il120.h5441 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
5446 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
Defm32gg12b530f512im64.h5441 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
5446 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
Defm32gg12b530f512iq100.h5441 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
5446 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
Defm32gg12b530f512iq64.h5441 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
5446 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
Defm32gg12b530f512gq100.h5441 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
5446 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_cmu.h766 #define _CMU_DPLLCTRL_REFSEL_CLKIN0 0x00000003UL … macro
771 #define CMU_DPLLCTRL_REFSEL_CLKIN0 (_CMU_DPLLCTRL_REFSEL_CLKIN0 << 3) …
/hal_silabs-latest/gecko/emlib/inc/
Dem_cmu.h3076 cmuDPLLClkSel_Clkin0 = _CMU_DPLLCTRL_REFSEL_CLKIN0 /**< CLKIN0 is DPLL reference clock. */
/hal_silabs-latest/simplicity_sdk/platform/emlib/inc/
Dem_cmu.h3077 cmuDPLLClkSel_Clkin0 = _CMU_DPLLCTRL_REFSEL_CLKIN0 /**< CLKIN0 is DPLL reference clock. */

1234