Home
last modified time | relevance | path

Searched refs:BSP_CLOCK_CFG_SUBCLOCK_DRIVE (Results 1 – 20 of 20) sorted by relevance

/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra4m2/
Dbsp_cfg.h32 #ifndef BSP_CLOCK_CFG_SUBCLOCK_DRIVE
33 #define BSP_CLOCK_CFG_SUBCLOCK_DRIVE (DT_PROP_OR(DT_NODELABEL(subclk), drive_capability, 0)) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra4m3/
Dbsp_cfg.h32 #ifndef BSP_CLOCK_CFG_SUBCLOCK_DRIVE
33 #define BSP_CLOCK_CFG_SUBCLOCK_DRIVE (DT_PROP_OR(DT_NODELABEL(subclk), drive_capability, 0)) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra4w1/
Dbsp_cfg.h32 #ifndef BSP_CLOCK_CFG_SUBCLOCK_DRIVE
33 #define BSP_CLOCK_CFG_SUBCLOCK_DRIVE (DT_PROP_OR(DT_NODELABEL(subclk), drive_capability, 0)) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra6e1/
Dbsp_cfg.h31 #ifndef BSP_CLOCK_CFG_SUBCLOCK_DRIVE
32 #define BSP_CLOCK_CFG_SUBCLOCK_DRIVE (DT_PROP_OR(DT_NODELABEL(subclk), drive_capability, 0)) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra6e2/
Dbsp_cfg.h31 #ifndef BSP_CLOCK_CFG_SUBCLOCK_DRIVE
32 #define BSP_CLOCK_CFG_SUBCLOCK_DRIVE (DT_PROP_OR(DT_NODELABEL(subclk), drive_capability, 0)) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra6m1/
Dbsp_cfg.h31 #ifndef BSP_CLOCK_CFG_SUBCLOCK_DRIVE
32 #define BSP_CLOCK_CFG_SUBCLOCK_DRIVE (DT_PROP_OR(DT_NODELABEL(subclk), drive_capability, 0)) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra6m2/
Dbsp_cfg.h31 #ifndef BSP_CLOCK_CFG_SUBCLOCK_DRIVE
32 #define BSP_CLOCK_CFG_SUBCLOCK_DRIVE (DT_PROP_OR(DT_NODELABEL(subclk), drive_capability, 0)) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra6m3/
Dbsp_cfg.h31 #ifndef BSP_CLOCK_CFG_SUBCLOCK_DRIVE
32 #define BSP_CLOCK_CFG_SUBCLOCK_DRIVE (DT_PROP_OR(DT_NODELABEL(subclk), drive_capability, 0)) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra4e1/
Dbsp_cfg.h32 #ifndef BSP_CLOCK_CFG_SUBCLOCK_DRIVE
33 #define BSP_CLOCK_CFG_SUBCLOCK_DRIVE (DT_PROP_OR(DT_NODELABEL(subclk), drive_capability, 0)) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra4e2/
Dbsp_cfg.h32 #ifndef BSP_CLOCK_CFG_SUBCLOCK_DRIVE
33 #define BSP_CLOCK_CFG_SUBCLOCK_DRIVE (DT_PROP_OR(DT_NODELABEL(subclk), drive_capability, 0)) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra4l1/
Dbsp_cfg.h29 #ifndef BSP_CLOCK_CFG_SUBCLOCK_DRIVE
30 #define BSP_CLOCK_CFG_SUBCLOCK_DRIVE (DT_PROP_OR(DT_NODELABEL(subclk), drive_capability, 0)) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra4m1/
Dbsp_cfg.h32 #ifndef BSP_CLOCK_CFG_SUBCLOCK_DRIVE
33 #define BSP_CLOCK_CFG_SUBCLOCK_DRIVE (DT_PROP_OR(DT_NODELABEL(subclk), drive_capability, 0)) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra2a1/
Dbsp_cfg.h31 #ifndef BSP_CLOCK_CFG_SUBCLOCK_DRIVE
32 #define BSP_CLOCK_CFG_SUBCLOCK_DRIVE (DT_PROP_OR(DT_NODELABEL(subclk), drive_capability, 0)) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra2l1/
Dbsp_cfg.h31 #ifndef BSP_CLOCK_CFG_SUBCLOCK_DRIVE
32 #define BSP_CLOCK_CFG_SUBCLOCK_DRIVE (DT_PROP_OR(DT_NODELABEL(subclk), drive_capability, 0)) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra6m4/
Dbsp_cfg.h31 #ifndef BSP_CLOCK_CFG_SUBCLOCK_DRIVE
32 #define BSP_CLOCK_CFG_SUBCLOCK_DRIVE (DT_PROP_OR(DT_NODELABEL(subclk), drive_capability, 0)) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra6m5/
Dbsp_cfg.h31 #ifndef BSP_CLOCK_CFG_SUBCLOCK_DRIVE
32 #define BSP_CLOCK_CFG_SUBCLOCK_DRIVE (DT_PROP_OR(DT_NODELABEL(subclk), drive_capability, 0)) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra8d1/
Dbsp_cfg.h31 #ifndef BSP_CLOCK_CFG_SUBCLOCK_DRIVE
32 #define BSP_CLOCK_CFG_SUBCLOCK_DRIVE (DT_PROP_OR(DT_NODELABEL(subclk), drive_capability, 0)) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra8m1/
Dbsp_cfg.h31 #ifndef BSP_CLOCK_CFG_SUBCLOCK_DRIVE
32 #define BSP_CLOCK_CFG_SUBCLOCK_DRIVE (DT_PROP_OR(DT_NODELABEL(subclk), drive_capability, 0)) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra8t1/
Dbsp_cfg.h31 #ifndef BSP_CLOCK_CFG_SUBCLOCK_DRIVE
32 #define BSP_CLOCK_CFG_SUBCLOCK_DRIVE (DT_PROP_OR(DT_NODELABEL(subclk), drive_capability, 0)) macro
/hal_renesas-latest/drivers/ra/fsp/src/bsp/mcu/all/
Dbsp_clocks.c77 #if (0 == BSP_CLOCK_CFG_SUBCLOCK_DRIVE)
79 #elif (1 == BSP_CLOCK_CFG_SUBCLOCK_DRIVE)
82 …#define BSP_PRV_SODRV (BSP_CLOCK_CFG_SUBCLOCK_DRIVE << R_SYSTEM_CMC_SODRV_…
2787 if (R_SYSTEM->SOSCCR || (BSP_CLOCK_CFG_SUBCLOCK_DRIVE != R_SYSTEM->SOMCR_b.SODRV))
2809 … ((BSP_CLOCK_CFG_SUBCLOCK_DRIVE << BSP_FEATURE_CGC_SODRV_SHIFT) & BSP_FEATURE_CGC_SODRV_MASK);
3000 if ((0U == R_SYSTEM->SOSCCR) && (BSP_CLOCK_CFG_SUBCLOCK_DRIVE == R_SYSTEM->SOMCR_b.SODRV))