Home
last modified time | relevance | path

Searched refs:UART0CLKSEL (Results 1 – 6 of 6) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/LPC802/drivers/
Dfsl_clock.h254 kUART0_Clk_From_Fro = CLK_MUX_DEFINE(UART0CLKSEL, 0U), /*!< Mux UART0_Clk from Fro. */
256 kUART0_Clk_From_MainClk = CLK_MUX_DEFINE(UART0CLKSEL, 1U), /*!< Mux UART0_Clk from MainClk. */
258 kUART0_Clk_From_Frg0Clk = CLK_MUX_DEFINE(UART0CLKSEL, 2U), /*!< Mux UART0_Clk from Frg0Clk. */
260 kUART0_Clk_From_Fro_Div = CLK_MUX_DEFINE(UART0CLKSEL, 4U), /*!< Mux UART0_Clk from Fro_Div. */
Dfsl_clock.c201 switch (SYSCON->UART0CLKSEL) in CLOCK_GetUart0ClkFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC804/drivers/
Dfsl_clock.h245 kUART0_Clk_From_Fro = CLK_MUX_DEFINE(UART0CLKSEL, 0U), /*!< Mux UART0_Clk from Fro. */
246 kUART0_Clk_From_MainClk = CLK_MUX_DEFINE(UART0CLKSEL, 1U), /*!< Mux UART0_Clk from MainClk. */
247 kUART0_Clk_From_Frg0Clk = CLK_MUX_DEFINE(UART0CLKSEL, 2U), /*!< Mux UART0_Clk from Frg0Clk. */
248 kUART0_Clk_From_Fro_Div = CLK_MUX_DEFINE(UART0CLKSEL, 4U), /*!< Mux UART0_Clk from Fro_Div. */
Dfsl_clock.c202 switch (SYSCON->UART0CLKSEL) in CLOCK_GetUart0ClkFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC802/
DLPC802.h4544 __IO uint32_t UART0CLKSEL; /**< UART0 clock source, offset: 0x90 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC804/
DLPC804.h5442 …__IO uint32_t UART0CLKSEL; /**< Function clock source select for UART0., off… member