Searched refs:S32_NVIC_ISER_COUNT (Results 1 – 10 of 10) sorted by relevance
| /hal_nxp-latest/s32/drivers/s32k1/BaseNXP/header/ |
| D | S32K116_NVIC.h | 73 #define S32_NVIC_ISER_COUNT 1u macro
81 …__IO uint32_t ISER[S32_NVIC_ISER_COUNT]; /**< Interrupt Set Enable Register, array offset:…
|
| D | S32K118_NVIC.h | 73 #define S32_NVIC_ISER_COUNT 1u macro
81 …__IO uint32_t ISER[S32_NVIC_ISER_COUNT]; /**< Interrupt Set Enable Register, array offset:…
|
| D | S32K142W_NVIC.h | 73 #define S32_NVIC_ISER_COUNT 8u macro
82 …__IO uint32_t ISER[S32_NVIC_ISER_COUNT]; /**< Interrupt Set Enable Register n, array offse…
|
| D | S32K148_NVIC.h | 73 #define S32_NVIC_ISER_COUNT 8u macro
82 …__IO uint32_t ISER[S32_NVIC_ISER_COUNT]; /**< Interrupt Set Enable Register n, array offse…
|
| D | S32K146_NVIC.h | 73 #define S32_NVIC_ISER_COUNT 8u macro
82 …__IO uint32_t ISER[S32_NVIC_ISER_COUNT]; /**< Interrupt Set Enable Register n, array offse…
|
| D | S32K142_NVIC.h | 73 #define S32_NVIC_ISER_COUNT 8u macro
82 …__IO uint32_t ISER[S32_NVIC_ISER_COUNT]; /**< Interrupt Set Enable Register n, array offse…
|
| D | S32K144W_NVIC.h | 73 #define S32_NVIC_ISER_COUNT 8u macro
82 …__IO uint32_t ISER[S32_NVIC_ISER_COUNT]; /**< Interrupt Set Enable Register n, array offse…
|
| D | S32K144_NVIC.h | 73 #define S32_NVIC_ISER_COUNT 8u macro
82 …__IO uint32_t ISER[S32_NVIC_ISER_COUNT]; /**< Interrupt Set Enable Register n, array offse…
|
| /hal_nxp-latest/s32/drivers/s32k3/BaseNXP/header/ |
| D | S32K344_NVIC.h | 72 #define S32_NVIC_ISER_COUNT 8u macro
84 …__IO uint32_t ISER[S32_NVIC_ISER_COUNT]; /**< Interrupt Set Enable Register n, array offse…
|
| /hal_nxp-latest/s32/drivers/s32ze/BaseNXP/header/ |
| D | S32Z2_NVIC.h | 72 #define S32_NVIC_ISER_COUNT 16u macro
85 …__IO uint32_t ISER[S32_NVIC_ISER_COUNT]; /**< Interrupt Set Enable Register n, array offse…
|
