Home
last modified time | relevance | path

Searched refs:MRT_CHANNEL_TIMER_VALUE_MASK (Results 1 – 25 of 99) sorted by relevance

1234

/hal_nxp-latest/mcux/mcux-sdk/devices/LPC811/
DLPC811.h1589 #define MRT_CHANNEL_TIMER_VALUE_MASK (0x7FFFFFFFU) macro
1597 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC812/
DLPC812.h1593 #define MRT_CHANNEL_TIMER_VALUE_MASK (0x7FFFFFFFU) macro
1601 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC810/
DLPC810.h1589 #define MRT_CHANNEL_TIMER_VALUE_MASK (0x7FFFFFFFU) macro
1597 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC802/
DLPC802.h2719 #define MRT_CHANNEL_TIMER_VALUE_MASK (0x7FFFFFFFU) macro
2727 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC804/
DLPC804.h3222 #define MRT_CHANNEL_TIMER_VALUE_MASK (0x7FFFFFFFU) macro
3230 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC824/
DLPC824.h3153 #define MRT_CHANNEL_TIMER_VALUE_MASK (0x7FFFFFFFU) macro
3161 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC822/
DLPC822.h3153 #define MRT_CHANNEL_TIMER_VALUE_MASK (0x7FFFFFFFU) macro
3161 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC834/
DLPC834.h2997 #define MRT_CHANNEL_TIMER_VALUE_MASK (0x7FFFFFFFU) macro
3005 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC832/
DLPC832.h2997 #define MRT_CHANNEL_TIMER_VALUE_MASK (0x7FFFFFFFU) macro
3005 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC844/
DLPC844.h3624 #define MRT_CHANNEL_TIMER_VALUE_MASK (0x7FFFFFFFU) macro
3632 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC845/
DLPC845.h4148 #define MRT_CHANNEL_TIMER_VALUE_MASK (0x7FFFFFFFU) macro
4156 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC865/
DLPC865.h6879 #define MRT_CHANNEL_TIMER_VALUE_MASK (0x7FFFFFFFU) macro
6887 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC864/
DLPC864.h6877 #define MRT_CHANNEL_TIMER_VALUE_MASK (0x7FFFFFFFU) macro
6885 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC51U68/
DLPC51U68.h4618 #define MRT_CHANNEL_TIMER_VALUE_MASK (0xFFFFFFU) macro
4626 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54114/
DLPC54114_cm0plus.h4914 #define MRT_CHANNEL_TIMER_VALUE_MASK (0xFFFFFFU) macro
4922 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
DLPC54114_cm4.h4925 #define MRT_CHANNEL_TIMER_VALUE_MASK (0xFFFFFFU) macro
4933 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54113/
DLPC54113.h4926 #define MRT_CHANNEL_TIMER_VALUE_MASK (0xFFFFFFU) macro
4934 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54607/
DLPC54607.h7041 #define MRT_CHANNEL_TIMER_VALUE_MASK (0xFFFFFFU) macro
7049 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54S005/
DLPC54S005.h6461 #define MRT_CHANNEL_TIMER_VALUE_MASK (0xFFFFFFU) macro
6469 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54005/
DLPC54005.h6053 #define MRT_CHANNEL_TIMER_VALUE_MASK (0xFFFFFFU) macro
6061 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54605/
DLPC54605.h6397 #define MRT_CHANNEL_TIMER_VALUE_MASK (0xFFFFFFU) macro
6405 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54606/
DLPC54606.h10545 #define MRT_CHANNEL_TIMER_VALUE_MASK (0xFFFFFFU) macro
10553 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54016/
DLPC54016.h9703 #define MRT_CHANNEL_TIMER_VALUE_MASK (0xFFFFFFU) macro
9711 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54616/
DLPC54616.h10620 #define MRT_CHANNEL_TIMER_VALUE_MASK (0xFFFFFFU) macro
10628 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54018M/
DLPC54018M.h10946 #define MRT_CHANNEL_TIMER_VALUE_MASK (0xFFFFFFU) macro
10954 … (((uint32_t)(((uint32_t)(x)) << MRT_CHANNEL_TIMER_VALUE_SHIFT)) & MRT_CHANNEL_TIMER_VALUE_MASK)

1234