Home
last modified time | relevance | path

Searched refs:MP_CSR (Results 1 – 25 of 93) sorted by relevance

1234

/hal_nxp-latest/mcux/mcux-sdk/drivers/dma3/
Dfsl_ad_edma.h337 base->MP_CSR |= DMA_MP_CSR_GCLC_MASK; in EDMA_AD_EnableAllChannelLink()
341 base->MP_CSR &= ~DMA_MP_CSR_GCLC_MASK; in EDMA_AD_EnableAllChannelLink()
Dfsl_edma.h338 base->MP_CSR |= DMA_MP_CSR_GCLC_MASK; in EDMA_EnableAllChannelLink()
342 base->MP_CSR &= ~DMA_MP_CSR_GCLC_MASK; in EDMA_EnableAllChannelLink()
Dfsl_ad_edma.c152 tmpreg = base->MP_CSR; in EDMA_AD_Init()
164 base->MP_CSR = tmpreg; in EDMA_AD_Init()
165 base->MP_CSR &= (~DMA_MP_CSR_HALT_MASK); in EDMA_AD_Init()
Dfsl_edma.c183 tmpreg = base->MP_CSR; in EDMA_Init()
195 base->MP_CSR = tmpreg; in EDMA_Init()
196 base->MP_CSR &= (~DMA_MP_CSR_HALT_MASK); in EDMA_Init()
/hal_nxp-latest/mcux/mcux-sdk/drivers/edma4/
Dfsl_edma_core.h146 …__IO uint32_t MP_CSR; /**< Channel Control and Status, array offset: 0x10000, array step: 0x10000 … member
Dfsl_edma.c185 tmpreg = EDMA_MP_BASE(base)->MP_CSR; in EDMA_Init()
198 EDMA_MP_BASE(base)->MP_CSR = tmpreg; in EDMA_Init()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX9352/drivers/edma4/
Dfsl_edma_core.h146 …__IO uint32_t MP_CSR; /**< Channel Control and Status, array offset: 0x10000, array step: 0x10000 … member
Dfsl_edma.c185 tmpreg = EDMA_MP_BASE(base)->MP_CSR; in EDMA_Init()
198 EDMA_MP_BASE(base)->MP_CSR = tmpreg; in EDMA_Init()
/hal_nxp-latest/s32/mcux/devices/S32K344/
DS32K344_device.h2407 __IO uint32_t MP_CSR; /**< Management Page Control, offset: 0x0 */ member
/hal_nxp-latest/s32/mcux/devices/S32Z270/
DS32Z270_device.h1879 __IO uint32_t MP_CSR; /**< Management Page Control, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA142/
DMCXA142.h3922 __IO uint32_t MP_CSR; /**< Management Page Control, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA143/
DMCXA143.h3922 __IO uint32_t MP_CSR; /**< Management Page Control, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA153/
DMCXA153.h3922 __IO uint32_t MP_CSR; /**< Management Page Control, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA152/
DMCXA152.h3922 __IO uint32_t MP_CSR; /**< Management Page Control, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA146/
DMCXA146.h6133 __IO uint32_t MP_CSR; /**< Management Page Control, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA145/
DMCXA145.h6133 __IO uint32_t MP_CSR; /**< Management Page Control, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA144/
DMCXA144.h6133 __IO uint32_t MP_CSR; /**< Management Page Control, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA156/
DMCXA156.h6133 __IO uint32_t MP_CSR; /**< Management Page Control, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA154/
DMCXA154.h6133 __IO uint32_t MP_CSR; /**< Management Page Control, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA155/
DMCXA155.h6133 __IO uint32_t MP_CSR; /**< Management Page Control, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXW716A/
DMCXW716A.h6888 __IO uint32_t MP_CSR; /**< Management Page Control, offset: 0x0 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1182/
DMIMXRT1182.h27823 __IO uint32_t MP_CSR; /**< Management Page Control, offset: 0x0 */ member
28697 …__IO uint32_t MP_CSR; /**< Management Page Control Register, offset: 0x… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1181/
DMIMXRT1181.h27823 __IO uint32_t MP_CSR; /**< Management Page Control, offset: 0x0 */ member
28697 …__IO uint32_t MP_CSR; /**< Management Page Control Register, offset: 0x… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h17671 __IO uint32_t MP_CSR; /**< Management Page Control, offset: 0x0 */ member
DMIMXRT735S_cm33_core1.h17709 __IO uint32_t MP_CSR; /**< Management Page Control, offset: 0x0 */ member

1234