Home
last modified time | relevance | path

Searched refs:LUT (Results 1 – 25 of 165) sorted by relevance

1234567

/hal_nxp-latest/mcux/mcux-sdk/boards/evkmimxrt1180/jlinkscript/
Devkmimxrt1180_cm33.jlinkscript134 //FLEXSPI1->LUT[0] = 0x0A1804EB; // AHB Quad Read Change to use Fast Read Quad
136 //FLEXSPI1->LUT[1] = 0x26043206;
138 //FLEXSPI1->LUT[2] = 0x00000000;
140 //FLEXSPI1->LUT[3] = 0x00000000;
143 //FLEXSPI1->LUT[4] = 0x00000406; // Write Enable
145 //FLEXSPI1->LUT[5] = 0x00000000;
147 //FLEXSPI1->LUT[6] = 0x00000000;
149 //FLEXSPI1->LUT[7] = 0x00000000;
152 //FLEXSPI1->LUT[8] = 0x20040401; // Wirte s1
154 //FLEXSPI1->LUT[9] = 0x00000000;
[all …]
Devkmimxrt1180_cm7.jlinkscript134 //FLEXSPI1->LUT[0] = 0x0A1804EB; // AHB Quad Read Change to use Fast Read Quad
136 //FLEXSPI1->LUT[1] = 0x26043206;
138 //FLEXSPI1->LUT[2] = 0x00000000;
140 //FLEXSPI1->LUT[3] = 0x00000000;
143 //FLEXSPI1->LUT[4] = 0x00000406; // Write Enable
145 //FLEXSPI1->LUT[5] = 0x00000000;
147 //FLEXSPI1->LUT[6] = 0x00000000;
149 //FLEXSPI1->LUT[7] = 0x00000000;
152 //FLEXSPI1->LUT[8] = 0x20040401; // Wirte s1
154 //FLEXSPI1->LUT[9] = 0x00000000;
[all …]
/hal_nxp-latest/s32/drivers/s32k3/Fls/src/
DQspi_Ip_Controller.c1208 baseAddr->LUT[LutRegister] = QSPI_IP_PACK_LUT_REG(operation0, operation1); in Qspi_Ip_SetLut()
1234 BaseAddr->LUT[StartLutRegister + Idx] = Data[Idx]; in Qspi_Ip_WriteLuts_Privileged()
1903 BaseAddr->LUT[0] = (uint32)0x08180403UL; in Qspi_Ip_ResetPrivilegedRegisters_Privileged()
1905 BaseAddr->LUT[1] = (uint32)0x24001C08UL; in Qspi_Ip_ResetPrivilegedRegisters_Privileged()
1908 BaseAddr->LUT[cnt] = (uint32)0x00000000UL; in Qspi_Ip_ResetPrivilegedRegisters_Privileged()
2059 BaseAddr->LUT[0] = (uint32)0x08180403UL; in Qspi_Ip_ResetAllRegisters()
2061 BaseAddr->LUT[1] = (uint32)0x24001C08UL; in Qspi_Ip_ResetAllRegisters()
2064 BaseAddr->LUT[cnt] = (uint32)0x00000000UL; in Qspi_Ip_ResetAllRegisters()
DQspi_Ip_Sfdp.c1818 #error LUT sequence is not big enough. in Qspi_Ip_SfdpEnterLegacySPI()
/hal_nxp-latest/mcux/mcux-sdk/drivers/qspi/
Dfsl_qspi.c251 base->LUT[i] = config->lookuptable[i]; in QSPI_SetFlashConfig()
442 base->LUT[index + i] = *cmd; in QSPI_UpdateLUT()
/hal_nxp-latest/s32/drivers/s32ze/Mem_EXFLS/src/
DQspi_Ip_Controller.c1443 baseAddr->LUT[LutRegister] = QSPI_IP_PACK_LUT_REG(operation0, operation1); in Qspi_Ip_SetLut()
1471 BaseAddr->LUT[StartLutRegister + Idx] = Data[Idx]; in Qspi_Ip_WriteLuts_Privileged()
2241 BaseAddr->LUT[0] = (uint32)0x08180403UL; in Qspi_Ip_ResetPrivilegedRegisters_Privileged()
2243 BaseAddr->LUT[1] = (uint32)0x24001C08UL; in Qspi_Ip_ResetPrivilegedRegisters_Privileged()
2246 BaseAddr->LUT[cnt] = (uint32)0x00000000UL; in Qspi_Ip_ResetPrivilegedRegisters_Privileged()
DQspi_Ip_Sfdp.c1823 #error LUT sequence is not big enough. in Qspi_Ip_SfdpEnterLegacySPI()
/hal_nxp-latest/mcux/mcux-sdk/drivers/plu/
Dfsl_plu.h248 PLU->LUT[lutIndex].INP_MUX[lutInIndex] = (uint32_t)inputSrc; in PLU_SetLutInputSource()
/hal_nxp-latest/s32/drivers/s32k1/BaseNXP/header/
DS32K148_QUADSPI.h117 …__IO uint32_t LUT[QuadSPI_LUT_COUNT]; /**< Look-up Table register, array offset: 0x310,… member
/hal_nxp-latest/s32/drivers/s32k3/BaseNXP/header/
DS32K344_QUADSPI.h122 …__IO uint32_t LUT[QuadSPI_LUT_COUNT]; /**< LUT Register, array offset: 0x310, array ste… member
/hal_nxp-latest/mcux/mcux-sdk/drivers/flexspi/
Dfsl_flexspi.c608 lutBase = &base->LUT[index]; in FLEXSPI_UpdateLUT()
/hal_nxp-latest/mcux/mcux-sdk/drivers/xspi/
Dfsl_xspi.c463 lutBase = &base->LUT[index]; in XSPI_UpdateLUT()
/hal_nxp-latest/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_QUADSPI.h135 …__IO uint32_t LUT[QuadSPI_LUT_COUNT]; /**< LUT Register, array offset: 0x310, array ste… member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC804/
DLPC804.h3889 } LUT[26]; member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5502/
DLPC5502.h16264 } LUT[26]; member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5502CPXXXX/
DLPC5502CPXXXX.h16147 } LUT[26]; member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5504CPXXXX/
DLPC5504CPXXXX.h16147 } LUT[26]; member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5504/
DLPC5504.h16264 } LUT[26]; member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5506/
DLPC5506.h16264 } LUT[26]; member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5506CPXXXX/
DLPC5506CPXXXX.h16147 } LUT[26]; member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5526/
DLPC5526.h13390 } LUT[26]; member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S06/
DLPC55S06.h17204 } LUT[26]; member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S04/
DLPC55S04.h17204 } LUT[26]; member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5528/
DLPC5528.h13389 } LUT[26]; member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5512/
DLPC5512.h16682 } LUT[26]; member

1234567