Home
last modified time | relevance | path

Searched refs:LPI2C_MTDBR_DATA0_MASK (Results 1 – 25 of 35) sorted by relevance

12

/hal_nxp-latest/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_LPI2C.h1013 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
1016 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h29434 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
29437 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
DMIMXRT735S_cm33_core1.h29478 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
29481 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
DMIMXRT735S_ezhv.h43108 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
43111 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
DMIMXRT735S_cm33_core0.h43488 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
43491 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h31430 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
31433 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
DMIMXRT758S_hifi1.h31384 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
31387 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
DMIMXRT758S_cm33_core0.h45440 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
45443 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
DMIMXRT758S_ezhv.h45020 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
45023 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN236/
DMCXN236.h38173 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
38176 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN235/
DMCXN235.h38143 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
38146 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h31384 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
31387 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
DMIMXRT798S_cm33_core1.h31430 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
31433 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
DMIMXRT798S_hifi4.h45373 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
45376 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
DMIMXRT798S_cm33_core0.h45440 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
45443 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
DMIMXRT798S_ezhv.h45020 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
45023 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h48786 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
48789 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
DMCXN546_cm33_core1.h48786 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
48789 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h48786 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
48789 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
DMCXN547_cm33_core1.h48786 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
48789 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h49267 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
49270 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
DMCXN947_cm33_core0.h49267 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
49270 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h49267 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
49270 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
DMCXN946_cm33_core1.h49267 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
49270 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1182/
DMIMXRT1182.h51814 #define LPI2C_MTDBR_DATA0_MASK (0xFFU) macro
51817 … (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDBR_DATA0_SHIFT)) & LPI2C_MTDBR_DATA0_MASK)

12