Home
last modified time | relevance | path

Searched refs:FTM_SYNCONF_INVC_MASK (Results 1 – 25 of 75) sorted by relevance

123

/hal_nxp-latest/s32/drivers/s32k1/BaseNXP/header/
DS32K142_FTM.h1053 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
1056 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
DS32K148_FTM.h1069 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
1072 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
DS32K118_FTM.h1045 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
1048 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
DS32K116_FTM.h1045 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
1048 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
DS32K146_FTM.h1061 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
1064 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
DS32K142W_FTM.h1053 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
1056 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
DS32K144W_FTM.h1053 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
1056 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
DS32K144_FTM.h1049 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
1052 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/drivers/ftm/
Dfsl_ftm.c116 …reg |= (FTM_SYNCONF_SYNCMODE_MASK | FTM_SYNCONF_CNTINC_MASK | FTM_SYNCONF_INVC_MASK | FTM_SYNCONF_… in FTM_SetPwmSync()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE04Z4/
DMKE04Z4.h1984 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
1990 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE02Z4/
DMKE02Z4.h1972 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
1978 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE04Z1284/
DMKE04Z1284.h1997 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
2003 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE06Z4/
DMKE06Z4.h1997 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
2003 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MK02F12810/
DMK02F12810.h4699 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
4705 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC865/
DLPC865.h3199 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
3205 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC864/
DLPC864.h3197 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
3203 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV30F12810/
DMKV30F12810.h4704 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
4710 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV10Z7/
DMKV10Z7.h4130 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
4136 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z4/
DMKE14Z4.h3023 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
3029 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV31F12810/
DMKV31F12810.h4731 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
4737 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z4/
DMKE15Z4.h3024 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
3030 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV10Z1287/
DMKV10Z1287.h4606 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
4612 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE16Z4/
DMKE16Z4.h3022 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
3028 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE12Z7/
DMKE12Z7.h5743 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
5749 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE12Z9/
DMKE12Z9.h5643 #define FTM_SYNCONF_INVC_MASK (0x10U) macro
5649 … (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)

123