Home
last modified time | relevance | path

Searched refs:FTM_POL_POL0_MASK (Results 1 – 25 of 74) sorted by relevance

123

/hal_nxp-latest/s32/drivers/s32k1/BaseNXP/header/
DS32K142_FTM.h785 #define FTM_POL_POL0_MASK (0x1U) macro
788 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
DS32K148_FTM.h801 #define FTM_POL_POL0_MASK (0x1U) macro
804 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
DS32K118_FTM.h777 #define FTM_POL_POL0_MASK (0x1U) macro
780 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
DS32K116_FTM.h777 #define FTM_POL_POL0_MASK (0x1U) macro
780 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
DS32K146_FTM.h793 #define FTM_POL_POL0_MASK (0x1U) macro
796 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
DS32K142W_FTM.h785 #define FTM_POL_POL0_MASK (0x1U) macro
788 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
DS32K144W_FTM.h785 #define FTM_POL_POL0_MASK (0x1U) macro
788 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
DS32K144_FTM.h781 #define FTM_POL_POL0_MASK (0x1U) macro
784 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE04Z4/
DMKE04Z4.h1722 #define FTM_POL_POL0_MASK (0x1U) macro
1728 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE02Z4/
DMKE02Z4.h1710 #define FTM_POL_POL0_MASK (0x1U) macro
1716 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE04Z1284/
DMKE04Z1284.h1735 #define FTM_POL_POL0_MASK (0x1U) macro
1741 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE06Z4/
DMKE06Z4.h1735 #define FTM_POL_POL0_MASK (0x1U) macro
1741 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MK02F12810/
DMK02F12810.h4377 #define FTM_POL_POL0_MASK (0x1U) macro
4383 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC865/
DLPC865.h2806 #define FTM_POL_POL0_MASK (0x1U) macro
2812 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC864/
DLPC864.h2804 #define FTM_POL_POL0_MASK (0x1U) macro
2810 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV30F12810/
DMKV30F12810.h4382 #define FTM_POL_POL0_MASK (0x1U) macro
4388 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV10Z7/
DMKV10Z7.h3808 #define FTM_POL_POL0_MASK (0x1U) macro
3814 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z4/
DMKE14Z4.h2685 #define FTM_POL_POL0_MASK (0x1U) macro
2691 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV31F12810/
DMKV31F12810.h4409 #define FTM_POL_POL0_MASK (0x1U) macro
4415 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z4/
DMKE15Z4.h2686 #define FTM_POL_POL0_MASK (0x1U) macro
2692 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKV10Z1287/
DMKV10Z1287.h4284 #define FTM_POL_POL0_MASK (0x1U) macro
4290 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE16Z4/
DMKE16Z4.h2684 #define FTM_POL_POL0_MASK (0x1U) macro
2690 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE12Z7/
DMKE12Z7.h5413 #define FTM_POL_POL0_MASK (0x1U) macro
5419 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE12Z9/
DMKE12Z9.h5320 #define FTM_POL_POL0_MASK (0x1U) macro
5326 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE17Z7/
DMKE17Z7.h5417 #define FTM_POL_POL0_MASK (0x1U) macro
5423 … (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)

123