Home
last modified time | relevance | path

Searched refs:EIM_EICHD2_WORD0_CHKBIT_MASK_MASK (Results 1 – 19 of 19) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/drivers/eim/
Dfsl_eim.c155 mask = (uint8_t)((base->EICHD2_WORD0 & EIM_EICHD2_WORD0_CHKBIT_MASK_MASK) >> in EIM_GetCheckBitMask()
/hal_nxp-latest/s32/drivers/s32k3/BaseNXP/header/
DS32K344_EIM.h452 #define EIM_EICHD2_WORD0_CHKBIT_MASK_MASK (0xFF000000U) macro
455 …t32_t)(((uint32_t)(x)) << EIM_EICHD2_WORD0_CHKBIT_MASK_SHIFT)) & EIM_EICHD2_WORD0_CHKBIT_MASK_MASK)
/hal_nxp-latest/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_EIM.h561 #define EIM_EICHD2_WORD0_CHKBIT_MASK_MASK (0xFF000000U) macro
564 …t32_t)(((uint32_t)(x)) << EIM_EICHD2_WORD0_CHKBIT_MASK_SHIFT)) & EIM_EICHD2_WORD0_CHKBIT_MASK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN236/
DMCXN236.h13752 #define EIM_EICHD2_WORD0_CHKBIT_MASK_MASK (0xFE000000U) macro
13755 …t32_t)(((uint32_t)(x)) << EIM_EICHD2_WORD0_CHKBIT_MASK_SHIFT)) & EIM_EICHD2_WORD0_CHKBIT_MASK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN235/
DMCXN235.h13722 #define EIM_EICHD2_WORD0_CHKBIT_MASK_MASK (0xFE000000U) macro
13725 …t32_t)(((uint32_t)(x)) << EIM_EICHD2_WORD0_CHKBIT_MASK_SHIFT)) & EIM_EICHD2_WORD0_CHKBIT_MASK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h15620 #define EIM_EICHD2_WORD0_CHKBIT_MASK_MASK (0xFE000000U) macro
15623 …t32_t)(((uint32_t)(x)) << EIM_EICHD2_WORD0_CHKBIT_MASK_SHIFT)) & EIM_EICHD2_WORD0_CHKBIT_MASK_MASK)
DMCXN546_cm33_core1.h15620 #define EIM_EICHD2_WORD0_CHKBIT_MASK_MASK (0xFE000000U) macro
15623 …t32_t)(((uint32_t)(x)) << EIM_EICHD2_WORD0_CHKBIT_MASK_SHIFT)) & EIM_EICHD2_WORD0_CHKBIT_MASK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h15620 #define EIM_EICHD2_WORD0_CHKBIT_MASK_MASK (0xFE000000U) macro
15623 …t32_t)(((uint32_t)(x)) << EIM_EICHD2_WORD0_CHKBIT_MASK_SHIFT)) & EIM_EICHD2_WORD0_CHKBIT_MASK_MASK)
DMCXN547_cm33_core1.h15620 #define EIM_EICHD2_WORD0_CHKBIT_MASK_MASK (0xFE000000U) macro
15623 …t32_t)(((uint32_t)(x)) << EIM_EICHD2_WORD0_CHKBIT_MASK_SHIFT)) & EIM_EICHD2_WORD0_CHKBIT_MASK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h15666 #define EIM_EICHD2_WORD0_CHKBIT_MASK_MASK (0xFE000000U) macro
15669 …t32_t)(((uint32_t)(x)) << EIM_EICHD2_WORD0_CHKBIT_MASK_SHIFT)) & EIM_EICHD2_WORD0_CHKBIT_MASK_MASK)
DMCXN947_cm33_core0.h15666 #define EIM_EICHD2_WORD0_CHKBIT_MASK_MASK (0xFE000000U) macro
15669 …t32_t)(((uint32_t)(x)) << EIM_EICHD2_WORD0_CHKBIT_MASK_SHIFT)) & EIM_EICHD2_WORD0_CHKBIT_MASK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h15666 #define EIM_EICHD2_WORD0_CHKBIT_MASK_MASK (0xFE000000U) macro
15669 …t32_t)(((uint32_t)(x)) << EIM_EICHD2_WORD0_CHKBIT_MASK_SHIFT)) & EIM_EICHD2_WORD0_CHKBIT_MASK_MASK)
DMCXN946_cm33_core1.h15666 #define EIM_EICHD2_WORD0_CHKBIT_MASK_MASK (0xFE000000U) macro
15669 …t32_t)(((uint32_t)(x)) << EIM_EICHD2_WORD0_CHKBIT_MASK_SHIFT)) & EIM_EICHD2_WORD0_CHKBIT_MASK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1182/
DMIMXRT1182.h33664 #define EIM_EICHD2_WORD0_CHKBIT_MASK_MASK (0xFFFFFFF0U) macro
33667 …t32_t)(((uint32_t)(x)) << EIM_EICHD2_WORD0_CHKBIT_MASK_SHIFT)) & EIM_EICHD2_WORD0_CHKBIT_MASK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1181/
DMIMXRT1181.h29815 #define EIM_EICHD2_WORD0_CHKBIT_MASK_MASK (0xFFFFFFF0U) macro
29818 …t32_t)(((uint32_t)(x)) << EIM_EICHD2_WORD0_CHKBIT_MASK_SHIFT)) & EIM_EICHD2_WORD0_CHKBIT_MASK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1187/
DMIMXRT1187_cm33.h29930 #define EIM_EICHD2_WORD0_CHKBIT_MASK_MASK (0xFFFFFFF0U) macro
29933 …t32_t)(((uint32_t)(x)) << EIM_EICHD2_WORD0_CHKBIT_MASK_SHIFT)) & EIM_EICHD2_WORD0_CHKBIT_MASK_MASK)
DMIMXRT1187_cm7.h29402 #define EIM_EICHD2_WORD0_CHKBIT_MASK_MASK (0xFFFFFFF0U) macro
29405 …t32_t)(((uint32_t)(x)) << EIM_EICHD2_WORD0_CHKBIT_MASK_SHIFT)) & EIM_EICHD2_WORD0_CHKBIT_MASK_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1189/
DMIMXRT1189_cm33.h33778 #define EIM_EICHD2_WORD0_CHKBIT_MASK_MASK (0xFFFFFFF0U) macro
33781 …t32_t)(((uint32_t)(x)) << EIM_EICHD2_WORD0_CHKBIT_MASK_SHIFT)) & EIM_EICHD2_WORD0_CHKBIT_MASK_MASK)
DMIMXRT1189_cm7.h33231 #define EIM_EICHD2_WORD0_CHKBIT_MASK_MASK (0xFFFFFFF0U) macro
33234 …t32_t)(((uint32_t)(x)) << EIM_EICHD2_WORD0_CHKBIT_MASK_SHIFT)) & EIM_EICHD2_WORD0_CHKBIT_MASK_MASK)