Home
last modified time | relevance | path

Searched refs:MUX_5_CSS (Results 1 – 4 of 4) sorted by relevance

/hal_nxp-3.5.0/s32/drivers/s32ze/Mcu/src/
DClock_Ip_Frequency.c1844 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_0->MUX_5_CSS & MC_CGM_MUX_5_CSS_SELSTAT_MASK)… in Clock_Ip_Get_P0_DSPI_CLK_Frequency()
1851 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_0->MUX_5_CSS & MC_CGM_MUX_5_CSS_SELSTAT_MASK)… in Clock_Ip_Get_SPI0_CLK_Frequency()
1860 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_0->MUX_5_CSS & MC_CGM_MUX_5_CSS_SELSTAT_MASK)… in Clock_Ip_Get_SPI1_CLK_Frequency()
3176 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_1->MUX_5_CSS & MC_CGM_MUX_5_CSS_SELSTAT_MASK)… in Clock_Ip_Get_ETH_TS_CLK_Frequency()
3186 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_1->MUX_5_CSS & MC_CGM_MUX_5_CSS_SELSTAT_MASK)… in Clock_Ip_Get_ETH_TS_DIV4_CLK_Frequency()
3388 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_4->MUX_5_CSS & MC_CGM_MUX_5_CSS_SELSTAT_MASK)… in Clock_Ip_Get_P4_DSPI60_CLK_Frequency()
3628 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_5->MUX_5_CSS & MC_CGM_MUX_5_CSS_SELSTAT_MASK)… in Clock_Ip_Get_P5_DIPORT_CLK_Frequency()
3636 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_5->MUX_5_CSS & MC_CGM_MUX_5_CSS_SELSTAT_MASK)… in Clock_Ip_Get_P5_AE_CLK_Frequency()
3646 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_5->MUX_5_CSS & MC_CGM_MUX_5_CSS_SELSTAT_MASK)… in Clock_Ip_Get_P5_CANXL_PE_CLK_Frequency()
3655 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_5->MUX_5_CSS & MC_CGM_MUX_5_CSS_SELSTAT_MASK)… in Clock_Ip_Get_P5_CANXL_CHI_CLK_Frequency()
[all …]
/hal_nxp-3.5.0/s32/drivers/s32k3/BaseNXP/header/
DS32K344_MC_CGM.h113 …__I uint32_t MUX_5_CSS; /**< Clock Mux 5 Select Status Register, offset: … member
/hal_nxp-3.5.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_MC_CGM.h127 …__I uint32_t MUX_5_CSS; /**< Clock Mux 5 Select Status Register, offset: … member
/hal_nxp-3.5.0/s32/drivers/s32k3/Mcu/src/
DClock_Ip_Frequency.c2141 …uint32 Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM->MUX_5_CSS & MC_CGM_MUX_5_CSS_SELSTAT_M… in Clock_Ip_Get_CLKOUT_STANDBY_CLK_Frequency()