Home
last modified time | relevance | path

Searched refs:IP_PERIPH_DFS (Results 1 – 4 of 4) sorted by relevance

/hal_nxp-3.5.0/s32/drivers/s32ze/Mcu/src/
DClock_Ip_Specific.c239 …uint32 PeriphDfsIsInReset = IP_PERIPH_DFS->CTL & DFS_CTL_DFS_RESET_MASK; /* if master perip… in Clock_Ip_SpecificPlatformInitClock()
269 IP_PERIPH_DFS->PORTRESET |= DFS_PORT_RESET; in Clock_Ip_SpecificPlatformInitClock()
270 IP_PERIPH_DFS->DVPORT[0U] = DFS_DVPORT; in Clock_Ip_SpecificPlatformInitClock()
271 IP_PERIPH_DFS->DVPORT[1U] = DFS_DVPORT; in Clock_Ip_SpecificPlatformInitClock()
272 IP_PERIPH_DFS->DVPORT[2U] = DFS_DVPORT; in Clock_Ip_SpecificPlatformInitClock()
273 IP_PERIPH_DFS->DVPORT[3U] = DFS_DVPORT; in Clock_Ip_SpecificPlatformInitClock()
274 IP_PERIPH_DFS->DVPORT[4U] = DFS_DVPORT; in Clock_Ip_SpecificPlatformInitClock()
275 IP_PERIPH_DFS->DVPORT[5U] = DFS_DVPORT; in Clock_Ip_SpecificPlatformInitClock()
276 IP_PERIPH_DFS->CTL &= ~DFS_CTL_DFS_RESET_MASK; in Clock_Ip_SpecificPlatformInitClock()
277 IP_PERIPH_DFS->PORTRESET &= ~DFS_PORT_RESET; in Clock_Ip_SpecificPlatformInitClock()
[all …]
DClock_Ip_Frequency.c1540 … ^ IP_PERIPH_PLL->PLLDV ^ IP_PERIPH_PLL->PLLFD ^ IP_PERIPH_PLL->PLLSR ^ IP_PERIPH_DFS->DVPORT[0U])) in Clock_Ip_Get_PERIPHPLL_DFS0_Frequency()
1542 … ^ IP_PERIPH_PLL->PLLDV ^ IP_PERIPH_PLL->PLLFD ^ IP_PERIPH_PLL->PLLSR ^ IP_PERIPH_DFS->DVPORT[0U]); in Clock_Ip_Get_PERIPHPLL_DFS0_Frequency()
1543 … Clock_Ip_u32PeriphDfs1Freq = DFS_OUTPUT(IP_PERIPH_DFS,0U,Clock_Ip_Get_PERIPHPLL_CLK_Frequency()); in Clock_Ip_Get_PERIPHPLL_DFS0_Frequency()
1545 …return ((((IP_PERIPH_DFS->PORTSR >> DFS_PORTSR_PORTSTAT_SHIFT) & DFS_PORTSR_PORTSTAT_MASK) & CLOCK… in Clock_Ip_Get_PERIPHPLL_DFS0_Frequency()
1550 … ^ IP_PERIPH_PLL->PLLDV ^ IP_PERIPH_PLL->PLLFD ^ IP_PERIPH_PLL->PLLSR ^ IP_PERIPH_DFS->DVPORT[1U])) in Clock_Ip_Get_PERIPHPLL_DFS1_Frequency()
1552 … ^ IP_PERIPH_PLL->PLLDV ^ IP_PERIPH_PLL->PLLFD ^ IP_PERIPH_PLL->PLLSR ^ IP_PERIPH_DFS->DVPORT[1U]); in Clock_Ip_Get_PERIPHPLL_DFS1_Frequency()
1553 … Clock_Ip_u32PeriphDfs2Freq = DFS_OUTPUT(IP_PERIPH_DFS,1U,Clock_Ip_Get_PERIPHPLL_CLK_Frequency()); in Clock_Ip_Get_PERIPHPLL_DFS1_Frequency()
1555 …return ((((IP_PERIPH_DFS->PORTSR >> DFS_PORTSR_PORTSTAT_SHIFT) & DFS_PORTSR_PORTSTAT_MASK) & CLOCK… in Clock_Ip_Get_PERIPHPLL_DFS1_Frequency()
1560 … ^ IP_PERIPH_PLL->PLLDV ^ IP_PERIPH_PLL->PLLFD ^ IP_PERIPH_PLL->PLLSR ^ IP_PERIPH_DFS->DVPORT[2U])) in Clock_Ip_Get_PERIPHPLL_DFS2_Frequency()
1562 … ^ IP_PERIPH_PLL->PLLDV ^ IP_PERIPH_PLL->PLLFD ^ IP_PERIPH_PLL->PLLSR ^ IP_PERIPH_DFS->DVPORT[2U]); in Clock_Ip_Get_PERIPHPLL_DFS2_Frequency()
[all …]
DClock_Ip_Data.c2908 IP_PERIPH_DFS,
/hal_nxp-3.5.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_DFS.h95 #define IP_PERIPH_DFS ((DFS_Type *)IP_PERIPH_DFS_BASE) macro
99 #define IP_DFS_BASE_PTRS { IP_CORE_DFS, IP_PERIPH_DFS }