Home
last modified time | relevance | path

Searched refs:CLOCK_IP_MODULE_INSTANCE (Results 1 – 17 of 17) sorted by relevance

/hal_nxp-3.5.0/s32/drivers/s32ze/Mcu/src/
DClock_Ip_Pll.c170 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_ResetPlldigRdivMfiMfnSdmenSsscgbypSpreadctlStepnoStepsize()
184 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_SetPlldigRdivMfiMfnSdmenSsscgbypSpreadctlStepnoStepsize()
233 uint32 Instance = Clock_Ip_au8ClockFeatures[PllName][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_CompletePlldigRdivMfiMfnSdmenSsscgbypSpreadctlStepnoStepsize()
259 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_EnablePlldigRdivMfiMfnSdmenSsscgbypSpreadctlStepnoStepsize()
280 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_ResetPlldigRdivMfiMfnSdmen()
294 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_SetPlldigRdivMfiMfnSdmen()
335 uint32 Instance = Clock_Ip_au8ClockFeatures[PllName][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_CompletePlldigRdivMfiMfnSdmen()
361 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_EnablePlldigRdivMfiMfnSdmen()
383 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_ResetLfastPLL()
398 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_SetLfastPLL()
[all …]
DClock_Ip_ExtOsc.c150 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_ResetFxoscOsconBypEocvGmSel()
159 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_SetFxoscOsconBypEocvGmSel()
185 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_CompleteFxoscOsconBypEocvGmSel()
223 uint32 Instance = Clock_Ip_au8ClockFeatures[XoscName][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_DisableFxoscOsconBypEocvGmSel()
230 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_EnableFxoscOsconBypEocvGmSel()
DClock_Ip_FracDiv.c138 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_ResetDfsMfiMfn()
147 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_SetDfsMfiMfn()
177 uint32 Instance = Clock_Ip_au8ClockFeatures[DfsName][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_CompleteDfsMfiMfn()
DClock_Ip_Selector.c152 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_ResetCgmXCscCssClkswSwip()
165 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_SetCgmXCscCssClkswSwip()
246 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_ResetCgmXCscCssCsGrip()
283 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_SetCgmXCscCssCsGrip()
350 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_SetGprXClkoutSelMuxsel()
DClock_Ip_Divider.c136 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_SetCgmXDeDivStatWithoutPhase()
207 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_SetCgmXDeDivStatWithoutPhaseWithTrigger()
268 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_SetPlldigPll0divDeDivOutput()
DClock_Ip_DividerTrigger.c127 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_ConfigureCgmXDivTrigCtrlTctlHhenUpdStat()
143 uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_TriggerUpdateCgmXDivTrigCtrlTctlHhenUpdStat()
DClock_Ip_ProgFreqSwitch.c162 … = Clock_Ip_apxCgmPcfs[Clock_Ip_au8ClockFeatures[Config->SelectorName][CLOCK_IP_MODULE_INSTANCE]]; in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
DClock_Ip.c650 (void)CLOCK_IP_MODULE_INSTANCE; in Clock_Ip_Init()
/hal_nxp-3.5.0/s32/drivers/s32k3/Mcu/src/
DClock_Ip_ExtOsc.c161 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_ResetFxoscOsconBypEocvGmSel()
179 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_SetFxoscOsconBypEocvGmSel()
223 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_CompleteFxoscOsconBypEocvGmSel()
271 uint32 Instance = Clock_Ip_au8ClockFeatures[XoscName][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_DisableFxoscOsconBypEocvGmSel()
282 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_EnableFxoscOsconBypEocvGmSel()
304 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_ResetSxoscOsconEocv()
322 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_SetSxoscOsconEocv()
353 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_CompleteSxoscOsconEocv()
DClock_Ip_Pll.c168 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_ResetPllRdivMfiMfnOdiv2SdmenSsscgbypSpreadctlStepnoStepsize()
191 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_SetPllRdivMfiMfnOdiv2SdmenSsscgbypSpreadctlStepnoStepsize()
239 uint32 Instance = Clock_Ip_au8ClockFeatures[PllName][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_CompletePllRdivMfiMfnOdiv2SdmenSsscgbypSpreadctlStepnoStepsize()
272 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_EnablePllRdivMfiMfnOdiv2SdmenSsscgbypSpreadctlStepnoStepsize()
305 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_ResetPllRdivMfiMfnOdiv2Sdmen()
330 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_SetPllRdivMfiMfnOdiv2Sdmen()
359 uint32 Instance = Clock_Ip_au8ClockFeatures[PllName][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_CompletePllRdivMfiMfnOdiv2Sdmen()
391 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_EnablePllRdivMfiMfnOdiv2Sdmen()
DClock_Ip_Selector.c156 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_ResetCgmXCscCssClkswSwip()
190 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_SetCgmXCscCssClkswSwip()
287 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_ResetCgmXCscCssClkswRampupRampdownSwip()
322 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_SetCgmXCscCssClkswRampupRampdownSwip()
429 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_ResetCgmXCscCssCsGrip()
494 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_SetCgmXCscCssCsGrip()
DClock_Ip_Divider.c154 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_SetCgmXDeDivStatWithoutPhase()
238 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_SetPllPll0divDeDivOutput()
271 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_SetPllPlldvOdiv2Output()
DClock_Ip_DividerTrigger.c132 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_ConfigureCgmXDivTrigCtrlTctlHhenUpdStat()
166 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE]; in Clock_Ip_TriggerUpdateCgmXDivTrigCtrlTctlHhenUpdStat()
DClock_Ip_ProgFreqSwitch.c191 … = Clock_Ip_apxCgmPcfs[Clock_Ip_au8ClockFeatures[Config->SelectorName][CLOCK_IP_MODULE_INSTANCE]]; in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
DClock_Ip.c663 (void)CLOCK_IP_MODULE_INSTANCE; in Clock_Ip_Init()
/hal_nxp-3.5.0/s32/drivers/s32k3/Mcu/include/
DClock_Ip_Private.h169 #define CLOCK_IP_MODULE_INSTANCE 0U /* Instance of the module where clock elemen… macro
/hal_nxp-3.5.0/s32/drivers/s32ze/Mcu/include/
DClock_Ip_Private.h169 #define CLOCK_IP_MODULE_INSTANCE 0U /* Instance of the module where clock elemen… macro