Home
last modified time | relevance | path

Searched refs:CLK_CLKSEL2_EPWM1SEL_Pos (Results 1 – 9 of 9) sorted by relevance

/hal_nuvoton-latest/m48x/Devices/M480/Include/
Dclk_reg.h1317 #define CLK_CLKSEL2_EPWM1SEL_Pos (1) /*!< CLK… macro
1318 #define CLK_CLKSEL2_EPWM1SEL_Msk (0x1ul << CLK_CLKSEL2_EPWM1SEL_Pos) /*!< CLK…
/hal_nuvoton-latest/m2l31x/StdDriver/inc/
Dclk.h168 #define CLK_CLKSEL2_EPWM1SEL_HCLK (0x0UL << CLK_CLKSEL2_EPWM1SEL_Pos) /*!< Select EPW…
169 #define CLK_CLKSEL2_EPWM1SEL_HCLK0 (0x0UL << CLK_CLKSEL2_EPWM1SEL_Pos) /*!< Select EPW…
170 #define CLK_CLKSEL2_EPWM1SEL_PCLK1 (0x1UL << CLK_CLKSEL2_EPWM1SEL_Pos) /*!< Select EPW…
/hal_nuvoton-latest/m2l31x/Devices/M2L31/Include/
Dclk_reg.h1801 #define CLK_CLKSEL2_EPWM1SEL_Pos (1) /*!< CLK… macro
1802 #define CLK_CLKSEL2_EPWM1SEL_Msk (0x1ul << CLK_CLKSEL2_EPWM1SEL_Pos) /*!< CLK…
/hal_nuvoton-latest/m46x/Devices/M460/Include/
Dclk_reg.h1885 #define CLK_CLKSEL2_EPWM1SEL_Pos (1) /*!< CLK… macro
1886 #define CLK_CLKSEL2_EPWM1SEL_Msk (0x1ul << CLK_CLKSEL2_EPWM1SEL_Pos) /*!< CLK…
/hal_nuvoton-latest/dts/m46x/
Dclk_reg.h1886 #define CLK_CLKSEL2_EPWM1SEL_Pos (1) /*!< CLK… macro
1887 #define CLK_CLKSEL2_EPWM1SEL_Msk (0x1ul << CLK_CLKSEL2_EPWM1SEL_Pos) /*!< CLK…
Dclk.h176 #define CLK_CLKSEL2_EPWM1SEL_HCLK (0x0UL << CLK_CLKSEL2_EPWM1SEL_Pos) /*!< Select EPW…
177 #define CLK_CLKSEL2_EPWM1SEL_PCLK1 (0x1UL << CLK_CLKSEL2_EPWM1SEL_Pos) /*!< Select EPW…
/hal_nuvoton-latest/m48x/StdDriver/inc/
Dclk.h164 #define CLK_CLKSEL2_EPWM1SEL_PLL (0x0UL << CLK_CLKSEL2_EPWM1SEL_Pos) /*!< Select EPW…
165 #define CLK_CLKSEL2_EPWM1SEL_PCLK1 (0x1UL << CLK_CLKSEL2_EPWM1SEL_Pos) /*!< Select EPW…
/hal_nuvoton-latest/m48x/StdDriver/src/
Dclk.c1283 return ((CLK->CLKSEL2 & CLK_CLKSEL2_EPWM1SEL_Msk) >> CLK_CLKSEL2_EPWM1SEL_Pos); in CLK_GetModuleClockSource()
/hal_nuvoton-latest/m46x/StdDriver/inc/
Dclk.h176 #define CLK_CLKSEL2_EPWM1SEL_HCLK (0x0UL << CLK_CLKSEL2_EPWM1SEL_Pos) /*!< Select EPW…
177 #define CLK_CLKSEL2_EPWM1SEL_PCLK1 (0x1UL << CLK_CLKSEL2_EPWM1SEL_Pos) /*!< Select EPW…