Home
last modified time | relevance | path

Searched refs:CLK_CLKSEL2_EPWM0SEL_Pos (Results 1 – 9 of 9) sorted by relevance

/hal_nuvoton-latest/m48x/Devices/M480/Include/
Dclk_reg.h1314 #define CLK_CLKSEL2_EPWM0SEL_Pos (0) /*!< CLK… macro
1315 #define CLK_CLKSEL2_EPWM0SEL_Msk (0x1ul << CLK_CLKSEL2_EPWM0SEL_Pos) /*!< CLK…
/hal_nuvoton-latest/m2l31x/StdDriver/inc/
Dclk.h164 #define CLK_CLKSEL2_EPWM0SEL_HCLK (0x0UL << CLK_CLKSEL2_EPWM0SEL_Pos) /*!< Select EPW…
165 #define CLK_CLKSEL2_EPWM0SEL_HCLK0 (0x0UL << CLK_CLKSEL2_EPWM0SEL_Pos) /*!< Select EPW…
166 #define CLK_CLKSEL2_EPWM0SEL_PCLK0 (0x1UL << CLK_CLKSEL2_EPWM0SEL_Pos) /*!< Select EPW…
/hal_nuvoton-latest/m2l31x/Devices/M2L31/Include/
Dclk_reg.h1798 #define CLK_CLKSEL2_EPWM0SEL_Pos (0) /*!< CLK… macro
1799 #define CLK_CLKSEL2_EPWM0SEL_Msk (0x1ul << CLK_CLKSEL2_EPWM0SEL_Pos) /*!< CLK…
/hal_nuvoton-latest/m46x/Devices/M460/Include/
Dclk_reg.h1882 #define CLK_CLKSEL2_EPWM0SEL_Pos (0) /*!< CLK… macro
1883 #define CLK_CLKSEL2_EPWM0SEL_Msk (0x1ul << CLK_CLKSEL2_EPWM0SEL_Pos) /*!< CLK…
/hal_nuvoton-latest/dts/m46x/
Dclk_reg.h1883 #define CLK_CLKSEL2_EPWM0SEL_Pos (0) /*!< CLK… macro
1884 #define CLK_CLKSEL2_EPWM0SEL_Msk (0x1ul << CLK_CLKSEL2_EPWM0SEL_Pos) /*!< CLK…
Dclk.h173 #define CLK_CLKSEL2_EPWM0SEL_HCLK (0x0UL << CLK_CLKSEL2_EPWM0SEL_Pos) /*!< Select EPW…
174 #define CLK_CLKSEL2_EPWM0SEL_PCLK0 (0x1UL << CLK_CLKSEL2_EPWM0SEL_Pos) /*!< Select EPW…
/hal_nuvoton-latest/m48x/StdDriver/inc/
Dclk.h161 #define CLK_CLKSEL2_EPWM0SEL_PLL (0x0UL << CLK_CLKSEL2_EPWM0SEL_Pos) /*!< Select EPW…
162 #define CLK_CLKSEL2_EPWM0SEL_PCLK0 (0x1UL << CLK_CLKSEL2_EPWM0SEL_Pos) /*!< Select EPW…
/hal_nuvoton-latest/m48x/StdDriver/src/
Dclk.c1281 return ((CLK->CLKSEL2 & CLK_CLKSEL2_EPWM0SEL_Msk) >> CLK_CLKSEL2_EPWM0SEL_Pos); in CLK_GetModuleClockSource()
/hal_nuvoton-latest/m46x/StdDriver/inc/
Dclk.h173 #define CLK_CLKSEL2_EPWM0SEL_HCLK (0x0UL << CLK_CLKSEL2_EPWM0SEL_Pos) /*!< Select EPW…
174 #define CLK_CLKSEL2_EPWM0SEL_PCLK0 (0x1UL << CLK_CLKSEL2_EPWM0SEL_Pos) /*!< Select EPW…