Home
last modified time | relevance | path

Searched refs:P3_1_TCPWM0_LINE_COMPL0 (Results 1 – 11 of 11) sorted by relevance

/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1B/include/
Dgpio_cyw20829_40_qfn.h307 P3_1_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:0 */ enumerator
Dgpio_cyw20829b0_40_qfn.h307 P3_1_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:0 */ enumerator
Dgpio_cyw20829_52_qfn.h421 P3_1_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:4 */ enumerator
Dgpio_cyw20829b0_56_qfn.h439 P3_1_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:0 */ enumerator
Dgpio_cyw20829_56_qfn.h439 P3_1_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:0 */ enumerator
Dgpio_cyw20829_77_bga.h439 P3_1_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:0 */ enumerator
/hal_infineon-latest/mtb-hal-cat1/COMPONENT_CAT1B/source/pin_packages/
Dcyhal_cyw20829_40_qfn.c368 {0u, 0u, P3_1, P3_1_TCPWM0_LINE_COMPL0},
Dcyhal_cyw20829a0_40_qfn.c362 {0u, 0u, P3_1, P3_1_TCPWM0_LINE_COMPL0},
Dcyhal_cyw20829_56_qfn.c442 {0u, 0u, P3_1, P3_1_TCPWM0_LINE_COMPL0},
Dcyhal_cyw20829a0_56_qfn.c436 {0u, 0u, P3_1, P3_1_TCPWM0_LINE_COMPL0},
Dcyhal_cyw20829_77_bga.c442 {0u, 0u, P3_1, P3_1_TCPWM0_LINE_COMPL0},