Home
last modified time | relevance | path

Searched refs:P3_1_CPUSS_RST_SWJ_TRSTN (Results 1 – 10 of 10) sorted by relevance

/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1B/include/
Dgpio_cyw20829_40_qfn.h317 P3_1_CPUSS_RST_SWJ_TRSTN = 29, /* Digital Deep Sleep - cpuss.rst_swj_trstn */ enumerator
Dgpio_cyw20829b0_40_qfn.h317 P3_1_CPUSS_RST_SWJ_TRSTN = 29, /* Digital Deep Sleep - cpuss.rst_swj_trstn */ enumerator
Dgpio_cyw20829b0_56_qfn.h449 P3_1_CPUSS_RST_SWJ_TRSTN = 29, /* Digital Deep Sleep - cpuss.rst_swj_trstn */ enumerator
Dgpio_cyw20829_56_qfn.h449 P3_1_CPUSS_RST_SWJ_TRSTN = 29, /* Digital Deep Sleep - cpuss.rst_swj_trstn */ enumerator
Dgpio_cyw20829_77_bga.h449 P3_1_CPUSS_RST_SWJ_TRSTN = 29, /* Digital Deep Sleep - cpuss.rst_swj_trstn */ enumerator
/hal_infineon-latest/mtb-hal-cat1/COMPONENT_CAT1B/source/pin_packages/
Dcyhal_cyw20829_40_qfn.c74 {0u, 0u, P3_1, P3_1_CPUSS_RST_SWJ_TRSTN},
Dcyhal_cyw20829a0_40_qfn.c72 {0u, 0u, P3_1, P3_1_CPUSS_RST_SWJ_TRSTN},
Dcyhal_cyw20829_56_qfn.c79 {0u, 0u, P3_1, P3_1_CPUSS_RST_SWJ_TRSTN},
Dcyhal_cyw20829a0_56_qfn.c77 {0u, 0u, P3_1, P3_1_CPUSS_RST_SWJ_TRSTN},
Dcyhal_cyw20829_77_bga.c79 {0u, 0u, P3_1, P3_1_CPUSS_RST_SWJ_TRSTN},