Searched refs:P1_3_CPUSS_CLK_SWJ_SWCLK_TCLK (Results 1 – 11 of 11) sorted by relevance
| /hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1B/include/ |
| D | gpio_cyw20829_40_qfn.h | 279 P1_3_CPUSS_CLK_SWJ_SWCLK_TCLK = 29, /* Digital Deep Sleep - cpuss.clk_swj_swclk_tclk */ enumerator
|
| D | gpio_cyw20829b0_40_qfn.h | 279 P1_3_CPUSS_CLK_SWJ_SWCLK_TCLK = 29, /* Digital Deep Sleep - cpuss.clk_swj_swclk_tclk */ enumerator
|
| D | gpio_cyw20829_52_qfn.h | 328 P1_3_CPUSS_CLK_SWJ_SWCLK_TCLK = 29, /* Digital Deep Sleep - cpuss.clk_swj_swclk_tclk */ enumerator
|
| D | gpio_cyw20829b0_56_qfn.h | 371 P1_3_CPUSS_CLK_SWJ_SWCLK_TCLK = 29, /* Digital Deep Sleep - cpuss.clk_swj_swclk_tclk */ enumerator
|
| D | gpio_cyw20829_56_qfn.h | 371 P1_3_CPUSS_CLK_SWJ_SWCLK_TCLK = 29, /* Digital Deep Sleep - cpuss.clk_swj_swclk_tclk */ enumerator
|
| D | gpio_cyw20829_77_bga.h | 371 P1_3_CPUSS_CLK_SWJ_SWCLK_TCLK = 29, /* Digital Deep Sleep - cpuss.clk_swj_swclk_tclk */ enumerator
|
| /hal_infineon-latest/mtb-hal-cat1/COMPONENT_CAT1B/source/pin_packages/ |
| D | cyhal_cyw20829_40_qfn.c | 69 {0u, 0u, P1_3, P1_3_CPUSS_CLK_SWJ_SWCLK_TCLK},
|
| D | cyhal_cyw20829a0_40_qfn.c | 67 {0u, 0u, P1_3, P1_3_CPUSS_CLK_SWJ_SWCLK_TCLK},
|
| D | cyhal_cyw20829_56_qfn.c | 74 {0u, 0u, P1_3, P1_3_CPUSS_CLK_SWJ_SWCLK_TCLK},
|
| D | cyhal_cyw20829a0_56_qfn.c | 72 {0u, 0u, P1_3, P1_3_CPUSS_CLK_SWJ_SWCLK_TCLK},
|
| D | cyhal_cyw20829_77_bga.c | 74 {0u, 0u, P1_3, P1_3_CPUSS_CLK_SWJ_SWCLK_TCLK},
|
