Home
last modified time | relevance | path

Searched refs:P1_2_TCPWM0_LINE_COMPL0 (Results 1 – 10 of 10) sorted by relevance

/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1B/include/
Dgpio_cyw20829_40_qfn.h249 P1_2_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:5 */ enumerator
Dgpio_cyw20829b0_40_qfn.h249 P1_2_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:5 */ enumerator
Dgpio_cyw20829b0_56_qfn.h341 P1_2_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:5 */ enumerator
Dgpio_cyw20829_56_qfn.h341 P1_2_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:5 */ enumerator
Dgpio_cyw20829_77_bga.h341 P1_2_TCPWM0_LINE_COMPL0 = 8, /* Digital Active - tcpwm[0].line_compl[0]:5 */ enumerator
/hal_infineon-latest/mtb-hal-cat1/COMPONENT_CAT1B/source/pin_packages/
Dcyhal_cyw20829_40_qfn.c366 {0u, 0u, P1_2, P1_2_TCPWM0_LINE_COMPL0},
Dcyhal_cyw20829a0_40_qfn.c360 {0u, 0u, P1_2, P1_2_TCPWM0_LINE_COMPL0},
Dcyhal_cyw20829_56_qfn.c436 {0u, 0u, P1_2, P1_2_TCPWM0_LINE_COMPL0},
Dcyhal_cyw20829a0_56_qfn.c430 {0u, 0u, P1_2, P1_2_TCPWM0_LINE_COMPL0},
Dcyhal_cyw20829_77_bga.c436 {0u, 0u, P1_2, P1_2_TCPWM0_LINE_COMPL0},