Home
last modified time | relevance | path

Searched refs:P1_1_TCPWM0_LINE0 (Results 1 – 10 of 10) sorted by relevance

/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1B/include/
Dgpio_cyw20829_40_qfn.h230 P1_1_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:5 */ enumerator
Dgpio_cyw20829b0_40_qfn.h230 P1_1_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:5 */ enumerator
Dgpio_cyw20829b0_56_qfn.h322 P1_1_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:5 */ enumerator
Dgpio_cyw20829_56_qfn.h322 P1_1_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:5 */ enumerator
Dgpio_cyw20829_77_bga.h322 P1_1_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:5 */ enumerator
/hal_infineon-latest/mtb-hal-cat1/COMPONENT_CAT1B/source/pin_packages/
Dcyhal_cyw20829_40_qfn.c348 {0u, 0u, P1_1, P1_1_TCPWM0_LINE0},
Dcyhal_cyw20829a0_40_qfn.c342 {0u, 0u, P1_1, P1_1_TCPWM0_LINE0},
Dcyhal_cyw20829_56_qfn.c404 {0u, 0u, P1_1, P1_1_TCPWM0_LINE0},
Dcyhal_cyw20829a0_56_qfn.c398 {0u, 0u, P1_1, P1_1_TCPWM0_LINE0},
Dcyhal_cyw20829_77_bga.c404 {0u, 0u, P1_1, P1_1_TCPWM0_LINE0},