Home
last modified time | relevance | path

Searched refs:P4_1 (Results 1 – 25 of 28) sorted by relevance

12

/hal_infineon-3.6.0/mtb-hal-cat1/COMPONENT_CAT1B/source/pin_packages/
Dcyhal_cyw20829_40_qfn.c128 {0u, 3u, P4_1, P4_1_KEYSCAN_KS_ROW3},
194 {0u, 0u, P4_1, P4_1_SCB0_I2C_SDA},
209 {0u, 0u, P4_1, P4_1_SCB0_SPI_MISO},
252 {0u, 0u, P4_1, P4_1_SCB0_SPI_MISO},
354 {0u, 0u, P4_1, P4_1_TCPWM0_LINE0},
355 {1u, 6u, P4_1, P4_1_TCPWM0_LINE262},
Dcyhal_cyw20829a0_40_qfn.c126 {0u, 3u, P4_1, P4_1_KEYSCAN_KS_ROW3},
189 {0u, 0u, P4_1, P4_1_SCB0_I2C_SDA},
203 {0u, 0u, P4_1, P4_1_SCB0_SPI_MISO},
246 {0u, 0u, P4_1, P4_1_SCB0_SPI_MISO},
348 {0u, 0u, P4_1, P4_1_TCPWM0_LINE0},
349 {1u, 6u, P4_1, P4_1_TCPWM0_LINE262},
Dcyhal_cyw20829_56_qfn.c154 {0u, 3u, P4_1, P4_1_KEYSCAN_KS_ROW3},
229 {0u, 0u, P4_1, P4_1_SCB0_I2C_SDA},
245 {0u, 0u, P4_1, P4_1_SCB0_SPI_MISO},
296 {0u, 0u, P4_1, P4_1_SCB0_SPI_MISO},
418 {0u, 0u, P4_1, P4_1_TCPWM0_LINE0},
419 {1u, 6u, P4_1, P4_1_TCPWM0_LINE262},
Dcyhal_cyw20829a0_56_qfn.c152 {0u, 3u, P4_1, P4_1_KEYSCAN_KS_ROW3},
224 {0u, 0u, P4_1, P4_1_SCB0_I2C_SDA},
239 {0u, 0u, P4_1, P4_1_SCB0_SPI_MISO},
290 {0u, 0u, P4_1, P4_1_SCB0_SPI_MISO},
412 {0u, 0u, P4_1, P4_1_TCPWM0_LINE0},
413 {1u, 6u, P4_1, P4_1_TCPWM0_LINE262},
/hal_infineon-3.6.0/mtb-hal-cat1/COMPONENT_CAT1A/source/pin_packages/
Dcyhal_psoc6_01_124_bga.c158 {0u, 0u, P4_1, P4_1_BLESS_MXD_DPSLP_RCB_LE},
317 {0u, 9u, P4_1, P4_1_PERI_TR_IO_INPUT9},
378 {7u, 0u, P4_1, P4_1_SCB7_I2C_SDA},
419 {7u, 0u, P4_1, P4_1_SCB7_SPI_MISO},
549 {7u, 0u, P4_1, P4_1_SCB7_SPI_MISO},
714 {7u, 0u, P4_1, P4_1_SCB7_UART_TX},
922 {0u, 5u, P4_1, P4_1_TCPWM0_LINE_COMPL5},
923 {1u, 22u, P4_1, P4_1_TCPWM1_LINE_COMPL22},
Dcyhal_psoc6_02_124_bga.c203 {0u, 9u, P4_1, P4_1_PERI_TR_IO_INPUT9},
269 {7u, 0u, P4_1, P4_1_SCB7_I2C_SDA},
313 {7u, 0u, P4_1, P4_1_SCB7_SPI_MISO},
443 {7u, 0u, P4_1, P4_1_SCB7_SPI_MISO},
621 {7u, 0u, P4_1, P4_1_SCB7_UART_TX},
898 {0u, 5u, P4_1, P4_1_TCPWM0_LINE_COMPL5},
899 {1u, 22u, P4_1, P4_1_TCPWM1_LINE_COMPL22},
Dcyhal_psoc6_02_128_tqfp.c203 {0u, 9u, P4_1, P4_1_PERI_TR_IO_INPUT9},
269 {7u, 0u, P4_1, P4_1_SCB7_I2C_SDA},
314 {7u, 0u, P4_1, P4_1_SCB7_SPI_MISO},
446 {7u, 0u, P4_1, P4_1_SCB7_SPI_MISO},
627 {7u, 0u, P4_1, P4_1_SCB7_UART_TX},
906 {0u, 5u, P4_1, P4_1_TCPWM0_LINE_COMPL5},
907 {1u, 22u, P4_1, P4_1_TCPWM1_LINE_COMPL22},
/hal_infineon-3.6.0/mtb-hal-cat1/COMPONENT_CAT1C/source/pin_packages/
Dcyhal_xmc7100_144_teqfp.c316 {0u, 1u, P4_1, P4_1_LIN0_LIN_TX1},
351 {0u, 1u, P4_1, P4_1_PASS0_SAR_EXT_MUX_SEL1},
427 {0u, 11u, P4_1, P4_1_PERI_TR_IO_INPUT11},
486 {5u, 0u, P4_1, P4_1_SCB5_I2C_SDA},
551 {5u, 0u, P4_1, P4_1_SCB5_SPI_MOSI},
679 {5u, 0u, P4_1, P4_1_SCB5_SPI_MOSI},
817 {5u, 0u, P4_1, P4_1_SCB5_UART_TX},
954 {0u, 5u, P4_1, P4_1_TCPWM0_LINE5},
1086 {0u, 4u, P4_1, P4_1_TCPWM0_LINE_COMPL4},
1239 {0u, 13u, P4_1, P4_1_TCPWM0_TR_ONE_CNT_IN13},
[all …]
Dcyhal_xmc7200_176_teqfp.c376 {0u, 1u, P4_1, P4_1_LIN0_LIN_TX1},
420 {0u, 1u, P4_1, P4_1_PASS0_SAR_EXT_MUX_SEL1},
529 {0u, 11u, P4_1, P4_1_PERI_TR_IO_INPUT11},
599 {5u, 0u, P4_1, P4_1_SCB5_I2C_SDA},
671 {5u, 0u, P4_1, P4_1_SCB5_SPI_MOSI},
817 {5u, 0u, P4_1, P4_1_SCB5_SPI_MOSI},
975 {5u, 0u, P4_1, P4_1_SCB5_UART_TX},
1120 {4u, 5u, P4_1, P4_1_TCPWM1_LINE5},
1305 {4u, 4u, P4_1, P4_1_TCPWM1_LINE_COMPL4},
1517 {4u, 13u, P4_1, P4_1_TCPWM1_TR_ONE_CNT_IN13},
[all …]
Dcyhal_xmc7100_176_teqfp.c340 {0u, 1u, P4_1, P4_1_LIN0_LIN_TX1},
383 {0u, 1u, P4_1, P4_1_PASS0_SAR_EXT_MUX_SEL1},
475 {0u, 11u, P4_1, P4_1_PERI_TR_IO_INPUT11},
543 {5u, 0u, P4_1, P4_1_SCB5_I2C_SDA},
615 {5u, 0u, P4_1, P4_1_SCB5_SPI_MOSI},
761 {5u, 0u, P4_1, P4_1_SCB5_SPI_MOSI},
919 {5u, 0u, P4_1, P4_1_SCB5_UART_TX},
1063 {0u, 5u, P4_1, P4_1_TCPWM0_LINE5},
1230 {0u, 4u, P4_1, P4_1_TCPWM0_LINE_COMPL4},
1423 {0u, 13u, P4_1, P4_1_TCPWM0_TR_ONE_CNT_IN13},
[all …]
Dcyhal_xmc7100_272_bga.c352 {0u, 1u, P4_1, P4_1_LIN0_LIN_TX1},
397 {0u, 1u, P4_1, P4_1_PASS0_SAR_EXT_MUX_SEL1},
497 {0u, 11u, P4_1, P4_1_PERI_TR_IO_INPUT11},
567 {5u, 0u, P4_1, P4_1_SCB5_I2C_SDA},
647 {5u, 0u, P4_1, P4_1_SCB5_SPI_MOSI},
818 {5u, 0u, P4_1, P4_1_SCB5_SPI_MOSI},
1005 {5u, 0u, P4_1, P4_1_SCB5_UART_TX},
1176 {0u, 5u, P4_1, P4_1_TCPWM0_LINE5},
1348 {0u, 4u, P4_1, P4_1_TCPWM0_LINE_COMPL4},
1545 {0u, 13u, P4_1, P4_1_TCPWM0_TR_ONE_CNT_IN13},
[all …]
Dcyhal_xmc7200_272_bga.c422 {0u, 1u, P4_1, P4_1_LIN0_LIN_TX1},
476 {0u, 1u, P4_1, P4_1_PASS0_SAR_EXT_MUX_SEL1},
600 {0u, 11u, P4_1, P4_1_PERI_TR_IO_INPUT11},
685 {5u, 0u, P4_1, P4_1_SCB5_I2C_SDA},
765 {5u, 0u, P4_1, P4_1_SCB5_SPI_MOSI},
936 {5u, 0u, P4_1, P4_1_SCB5_SPI_MOSI},
1123 {5u, 0u, P4_1, P4_1_SCB5_UART_TX},
1300 {4u, 5u, P4_1, P4_1_TCPWM1_LINE5},
1531 {4u, 4u, P4_1, P4_1_TCPWM1_LINE_COMPL4},
1793 {4u, 13u, P4_1, P4_1_TCPWM1_TR_ONE_CNT_IN13},
[all …]
Dcyhal_xmc7200_320_bga.c450 {0u, 1u, P4_1, P4_1_LIN0_LIN_TX1},
504 {0u, 1u, P4_1, P4_1_PASS0_SAR_EXT_MUX_SEL1},
628 {0u, 11u, P4_1, P4_1_PERI_TR_IO_INPUT11},
717 {5u, 0u, P4_1, P4_1_SCB5_I2C_SDA},
801 {5u, 0u, P4_1, P4_1_SCB5_SPI_MOSI},
976 {5u, 0u, P4_1, P4_1_SCB5_SPI_MOSI},
1167 {5u, 0u, P4_1, P4_1_SCB5_UART_TX},
1345 {4u, 5u, P4_1, P4_1_TCPWM1_LINE5},
1576 {4u, 4u, P4_1, P4_1_TCPWM1_LINE_COMPL4},
1838 {4u, 13u, P4_1, P4_1_TCPWM1_TR_ONE_CNT_IN13},
[all …]
/hal_infineon-3.6.0/mtb-hal-cat1/COMPONENT_CAT1B/include/pin_packages/
Dcyhal_cyw20829_40_qfn.h75 P4_1 = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), //!< Port 4 Pin 1 enumerator
Dcyhal_cyw20829a0_40_qfn.h75 P4_1 = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), //!< Port 4 Pin 1 enumerator
Dcyhal_cyw20829_56_qfn.h87 P4_1 = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), //!< Port 4 Pin 1 enumerator
Dcyhal_cyw20829a0_56_qfn.h87 P4_1 = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), //!< Port 4 Pin 1 enumerator
/hal_infineon-3.6.0/mtb-hal-cat1/COMPONENT_CAT1A/include/pin_packages/
Dcyhal_psoc6_02_124_bga.h86 P4_1 = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), //!< Port 4 Pin 1 enumerator
Dcyhal_psoc6_02_128_tqfp.h86 P4_1 = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), //!< Port 4 Pin 1 enumerator
Dcyhal_psoc6_01_124_bga.h86 P4_1 = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), //!< Port 4 Pin 1 enumerator
/hal_infineon-3.6.0/XMCLib/drivers/inc/
Dxmc4_gpio_map.h1161 #define P4_1 XMC_GPIO_PORT4, 1 macro
1434 #define P4_1 XMC_GPIO_PORT4, 1 macro
1873 #define P4_1 XMC_GPIO_PORT4, 1 macro
2302 #define P4_1 XMC_GPIO_PORT4, 1 macro
2775 #define P4_1 XMC_GPIO_PORT4, 1 macro
3104 #define P4_1 XMC_GPIO_PORT4, 1 macro
3577 #define P4_1 XMC_GPIO_PORT4, 1 macro
3876 #define P4_1 XMC_GPIO_PORT4, 1 macro
4181 #define P4_1 XMC_GPIO_PORT4, 1 macro
4632 #define P4_1 XMC_GPIO_PORT4, 1 macro
[all …]
/hal_infineon-3.6.0/mtb-hal-cat1/COMPONENT_CAT1C/include/pin_packages/
Dcyhal_xmc7100_144_teqfp.h76 P4_1 = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), //!< Port 4 Pin 1 enumerator
Dcyhal_xmc7100_176_teqfp.h80 P4_1 = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), //!< Port 4 Pin 1 enumerator
Dcyhal_xmc7200_176_teqfp.h80 P4_1 = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), //!< Port 4 Pin 1 enumerator
Dcyhal_xmc7100_272_bga.h85 P4_1 = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), //!< Port 4 Pin 1 enumerator

12