Home
last modified time | relevance | path

Searched refs:number (Results 1 – 24 of 24) sorted by relevance

/hal_gigadevice-latest/gd32l23x/standard_peripheral/source/
Dgd32l23x_dma.c79 init_struct->number = 0U; in dma_struct_para_init()
131 DMA_CHCNT(channelx) = (init_struct->number & DMA_CHANNEL_CNT_MASK); in dma_init()
280 void dma_transfer_number_config(dma_channel_enum channelx, uint32_t number) in dma_transfer_number_config() argument
282 DMA_CHCNT(channelx) = (number & DMA_CHANNEL_CNT_MASK); in dma_transfer_number_config()
803 void dmamux_request_forward_number_config(dmamux_multiplexer_channel_enum channelx, uint32_t number) in dmamux_request_forward_number_config() argument
806 DMAMUX_RM_CHXCFG(channelx) |= (number - 1U); in dmamux_request_forward_number_config()
935 void dmamux_request_generate_number_config(dmamux_generator_channel_enum channelx, uint32_t number) in dmamux_request_generate_number_config() argument
938 DMAMUX_RG_CHXCFG(channelx) |= (number - 1U); in dmamux_request_generate_number_config()
/hal_gigadevice-latest/gd32vf103/standard_peripheral/include/
Dgd32vf103_bkp.h161 #define BKP_DATA0_9(number) REG16((BKP) + 0x04U + (number) * 0x04U) argument
162 #define BKP_DATA10_41(number) REG16((BKP) + 0x40U + ((number)-10U) * 0x04U) argument
Dgd32vf103_dma.h141 uint32_t number; /*!< channel transfer number */ member
250 void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number);
/hal_gigadevice-latest/gd32f403/standard_peripheral/include/
Dgd32f403_bkp.h117 #define BKP_DATA0_9(number) REG16((BKP) + 0x04U + (number) * 0x04U) argument
118 #define BKP_DATA10_41(number) REG16((BKP) + 0x40U + ((number)-10U) * 0x04U) argument
Dgd32f403_dma.h141 uint32_t number; /*!< channel transfer number */ member
251 void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number);
/hal_gigadevice-latest/gd32e10x/standard_peripheral/include/
Dgd32e10x_bkp.h165 #define BKP_DATA0_9(number) REG16((BKP) + 0x04U + (number) * 0x04U) argument
166 #define BKP_DATA10_41(number) REG16((BKP) + 0x40U + ((number)-10U) * 0x04U) argument
Dgd32e10x_dma.h135 uint32_t number; /*!< channel transfer number */ member
239 void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number);
/hal_gigadevice-latest/gd32e50x/standard_peripheral/include/
Dgd32e50x_bkp.h117 #define BKP_DATA0_9(number) REG16((BKP) + 0x04U + (number) * 0x04U) argument
118 #define BKP_DATA10_41(number) REG16((BKP) + 0x40U + ((number)-10U) * 0x04U) argument
Dgd32e50x_dma.h141 uint32_t number; /*!< channel transfer number */ member
250 void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number);
/hal_gigadevice-latest/gd32a50x/standard_peripheral/source/
Dgd32a50x_dma.c81 init_struct->number = 0U; in dma_struct_para_init()
143 DMA_CHCNT(dma_periph, channelx) = (init_struct->number & DMA_CHANNEL_CNT_MASK); in dma_init()
305 void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number) in dma_transfer_number_config() argument
307 DMA_CHCNT(dma_periph, channelx) = (number & DMA_CHANNEL_CNT_MASK); in dma_transfer_number_config()
845 void dmamux_request_forward_number_config(dmamux_multiplexer_channel_enum channelx, uint32_t number) in dmamux_request_forward_number_config() argument
848 DMAMUX_RM_CHXCFG(channelx) |= RM_CHXCFG_NBR(number - 1U); in dmamux_request_forward_number_config()
1014 void dmamux_request_generate_number_config(dmamux_generator_channel_enum channelx, uint32_t number) in dmamux_request_generate_number_config() argument
1017 DMAMUX_RG_CHXCFG(channelx) |= (number - 1U); in dmamux_request_generate_number_config()
/hal_gigadevice-latest/gd32f3x0/standard_peripheral/source/
Dgd32f3x0_dma.c74 init_struct->number = 0U; in dma_struct_para_init()
110 DMA_CHCNT(channelx) = (init_struct->number & DMA_CHANNEL_CNT_MASK); in dma_init()
255 void dma_transfer_number_config(dma_channel_enum channelx, uint32_t number) in dma_transfer_number_config() argument
257 DMA_CHCNT(channelx) = (number & DMA_CHANNEL_CNT_MASK); in dma_transfer_number_config()
/hal_gigadevice-latest/gd32a50x/standard_peripheral/include/
Dgd32a50x_bkp.h84 #define BKP_DATA0_9(number) REG16((BKP) + 0x04U + (number) * 0x04U) argument
Dgd32a50x_dma.h339 uint32_t number; /*!< channel transfer number */ member
620 void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number);
683 void dmamux_request_forward_number_config(dmamux_multiplexer_channel_enum channelx, uint32_t number
691 void dmamux_request_generate_number_config(dmamux_generator_channel_enum channelx, uint32_t number);
/hal_gigadevice-latest/gd32f4xx/standard_peripheral/source/
Dgd32f4xx_dma.c86 init_struct->number = 0U; in dma_single_data_para_struct_init()
109 init_struct->number = 0U; in dma_multi_data_para_struct_init()
146 DMA_CHCNT(dma_periph, channelx) = init_struct->number; in dma_single_data_mode_init()
215 DMA_CHCNT(dma_periph, channelx) = init_struct->number; in dma_multi_data_mode_init()
293 void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number) in dma_transfer_number_config() argument
295 DMA_CHCNT(dma_periph, channelx) = number; in dma_transfer_number_config()
/hal_gigadevice-latest/gd32e50x/standard_peripheral/source/
Dgd32e50x_dac.c257 uint16_t number = 0U; in dac_output_fifo_number_get() local
261 number = (uint16_t)((uint16_t)DAC_STAT1 >> 4U); in dac_output_fifo_number_get()
264 number = (uint16_t)(DAC_STAT1 >> 20U); in dac_output_fifo_number_get()
266 return number; in dac_output_fifo_number_get()
Dgd32e50x_dma.c90 init_struct->number = 0U; in dma_struct_para_init()
134 DMA_CHCNT(dma_periph, channelx) = (init_struct->number & DMA_CHANNEL_CNT_MASK); in dma_init()
329 void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number) in dma_transfer_number_config() argument
335 DMA_CHCNT(dma_periph, channelx) = (number & DMA_CHANNEL_CNT_MASK); in dma_transfer_number_config()
/hal_gigadevice-latest/gd32vf103/standard_peripheral/source/
Dgd32vf103_dma.c85 init_struct->number = 0U; in dma_struct_para_init()
125 DMA_CHCNT(dma_periph, channelx) = (init_struct->number & DMA_CHANNEL_CNT_MASK); in dma_init()
320 void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number) in dma_transfer_number_config() argument
326 DMA_CHCNT(dma_periph, channelx) = (number & DMA_CHANNEL_CNT_MASK); in dma_transfer_number_config()
/hal_gigadevice-latest/gd32f403/standard_peripheral/source/
Dgd32f403_dma.c90 init_struct->number = 0U; in dma_struct_para_init()
130 DMA_CHCNT(dma_periph, channelx) = (init_struct->number & DMA_CHANNEL_CNT_MASK); in dma_init()
325 void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number) in dma_transfer_number_config() argument
331 DMA_CHCNT(dma_periph, channelx) = (number & DMA_CHANNEL_CNT_MASK); in dma_transfer_number_config()
/hal_gigadevice-latest/gd32e10x/standard_peripheral/source/
Dgd32e10x_dma.c91 init_struct->number = 0U; in dma_struct_para_init()
131 DMA_CHCNT(dma_periph, channelx) = (init_struct->number & DMA_CHANNEL_CNT_MASK); in dma_init()
327 void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number) in dma_transfer_number_config() argument
333 DMA_CHCNT(dma_periph, channelx) = (number & DMA_CHANNEL_CNT_MASK); in dma_transfer_number_config()
/hal_gigadevice-latest/gd32l23x/standard_peripheral/include/
Dgd32l23x_slcd.h203 #define SLCD_DATA0_7(number) REG32((SLCD) + (uint32_t)0x14U + (number) * (uint32_t)0… argument
Dgd32l23x_dma.h284 …uint32_t number; … member
532 void dma_transfer_number_config(dma_channel_enum channelx, uint32_t number);
595 void dmamux_request_forward_number_config(dmamux_multiplexer_channel_enum channelx, uint32_t number
603 void dmamux_request_generate_number_config(dmamux_generator_channel_enum channelx, uint32_t number);
/hal_gigadevice-latest/gd32f3x0/standard_peripheral/include/
Dgd32f3x0_dma.h136 uint32_t number; /*!< channel transfer number */ member
241 void dma_transfer_number_config(dma_channel_enum channelx, uint32_t number);
/hal_gigadevice-latest/gd32f4xx/standard_peripheral/include/
Dgd32f4xx_dma.h206 uint32_t number; /*!< channel transfer number */ member
223 uint32_t number; /*!< channel transfer number */ member
367 void dma_transfer_number_config(uint32_t dma_periph,dma_channel_enum channelx, uint32_t number);
/hal_gigadevice-latest/pinconfigs/
DREADME.md31 combinations, either because of a different number of pins or because devices
137 number (or `ANALOG`).
168 This issue cause by peripheral number increased on GD32F350xB/8/6, related pins already mapping