Home
last modified time | relevance | path

Searched refs:TIMER_CTL1_CCUC (Results 1 – 14 of 14) sorted by relevance

/hal_gigadevice-latest/gd32vf103/standard_peripheral/include/
Dgd32vf103_timer.h85 #define TIMER_CTL1_CCUC BIT(2) /*!< commutation control shadow regist… macro
495 #define TIMER_UPDATECTL_CCUTRI TIMER_CTL1_CCUC /*!< the shadow…
/hal_gigadevice-latest/gd32e10x/standard_peripheral/include/
Dgd32e10x_timer.h95 #define TIMER_CTL1_CCUC BIT(2) /*!< commutation control shadow regist… macro
509 #define TIMER_UPDATECTL_CCUTRI TIMER_CTL1_CCUC /*!< the shadow…
/hal_gigadevice-latest/gd32a50x/standard_peripheral/include/
Dgd32a50x_timer.h103 #define TIMER_CTL1_CCUC BIT(2) /*!< commutatio… macro
811 #define TIMER_UPDATECTL_CCUTRI TIMER_CTL1_CCUC /*!< the shadow…
/hal_gigadevice-latest/gd32f4xx/standard_peripheral/source/
Dgd32f4xx_timer.c667 TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC); in timer_channel_control_shadow_update_config()
669 TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC; in timer_channel_control_shadow_update_config()
/hal_gigadevice-latest/gd32f403/standard_peripheral/source/
Dgd32f403_timer.c799 TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC); in timer_channel_control_shadow_update_config()
801 TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC; in timer_channel_control_shadow_update_config()
/hal_gigadevice-latest/gd32vf103/standard_peripheral/source/
Dgd32vf103_timer.c639 TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC); in timer_channel_control_shadow_update_config()
641 TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC; in timer_channel_control_shadow_update_config()
/hal_gigadevice-latest/gd32e50x/standard_peripheral/source/
Dgd32e50x_timer.c672 TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC); in timer_channel_control_shadow_update_config()
674 TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC; in timer_channel_control_shadow_update_config()
/hal_gigadevice-latest/gd32f3x0/standard_peripheral/source/
Dgd32f3x0_timer.c803 TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC); in timer_channel_control_shadow_update_config()
805 TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC; in timer_channel_control_shadow_update_config()
/hal_gigadevice-latest/gd32e10x/standard_peripheral/source/
Dgd32e10x_timer.c672 TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC); in timer_channel_control_shadow_update_config()
674 TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC; in timer_channel_control_shadow_update_config()
/hal_gigadevice-latest/gd32f4xx/standard_peripheral/include/
Dgd32f4xx_timer.h96 #define TIMER_CTL1_CCUC BIT(2) /*!< commutation control shadow regist… macro
/hal_gigadevice-latest/gd32e50x/standard_peripheral/include/
Dgd32e50x_timer.h94 #define TIMER_CTL1_CCUC BIT(2) /*!< commutation control shadow regist… macro
/hal_gigadevice-latest/gd32f403/standard_peripheral/include/
Dgd32f403_timer.h93 #define TIMER_CTL1_CCUC BIT(2) /*!< commutation control shadow regist… macro
/hal_gigadevice-latest/gd32f3x0/standard_peripheral/include/
Dgd32f3x0_timer.h91 #define TIMER_CTL1_CCUC BIT(2) /*!< commutation control shadow regist… macro
/hal_gigadevice-latest/gd32a50x/standard_peripheral/source/
Dgd32a50x_timer.c414 TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC); in timer_channel_control_shadow_update_config()
416 TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC; in timer_channel_control_shadow_update_config()